Home
last modified time | relevance | path

Searched refs:intr1 (Results 1 – 11 of 11) sorted by relevance

/drivers/gpu/drm/nouveau/nvkm/subdev/privring/
Dgk104.c62 u32 intr1 = nvkm_rd32(device, 0x12005c); in gk104_privring_intr() local
84 for (i = 0; intr1 && i < gpcnr; i++) { in gk104_privring_intr()
86 if (intr1 & stat) { in gk104_privring_intr()
88 intr1 &= ~stat; in gk104_privring_intr()
Dgf100.c62 u32 intr1 = nvkm_rd32(device, 0x121c5c); in gf100_privring_intr() local
84 for (i = 0; intr1 && i < gpcnr; i++) { in gf100_privring_intr()
86 if (intr1 & stat) { in gf100_privring_intr()
88 intr1 &= ~stat; in gf100_privring_intr()
/drivers/gpu/drm/nouveau/nvkm/subdev/gpio/
Dgk104.c31 u32 intr1 = nvkm_rd32(device, 0x00dc80); in gk104_gpio_intr_stat() local
33 u32 stat1 = nvkm_rd32(device, 0x00dc88) & intr1; in gk104_gpio_intr_stat()
37 nvkm_wr32(device, 0x00dc80, intr1); in gk104_gpio_intr_stat()
Dg94.c31 u32 intr1 = nvkm_rd32(device, 0x00e074); in g94_gpio_intr_stat() local
33 u32 stat1 = nvkm_rd32(device, 0x00e070) & intr1; in g94_gpio_intr_stat()
37 nvkm_wr32(device, 0x00e074, intr1); in g94_gpio_intr_stat()
Dga102.c75 u32 intr1 = nvkm_rd32(device, 0x02164c); in ga102_gpio_intr_stat() local
77 u32 stat1 = nvkm_rd32(device, 0x021654) & intr1; in ga102_gpio_intr_stat()
81 nvkm_wr32(device, 0x02164c, intr1); in ga102_gpio_intr_stat()
/drivers/net/wireless/mediatek/mt76/mt7915/
Dpci.c100 u32 intr, intr1, mask; in mt7915_irq_tasklet() local
111 intr1 = mt76_rr(dev, MT_INT1_SOURCE_CSR); in mt7915_irq_tasklet()
112 intr1 &= dev->mt76.mmio.irqmask; in mt7915_irq_tasklet()
113 mt76_wr(dev, MT_INT1_SOURCE_CSR, intr1); in mt7915_irq_tasklet()
115 intr |= intr1; in mt7915_irq_tasklet()
/drivers/gpu/drm/nouveau/nvkm/subdev/mc/
Dgf100.c84 u32 intr1 = nvkm_rd32(device, 0x000104); in gf100_mc_intr_stat() local
85 return intr0 | intr1; in gf100_mc_intr_stat()
Dtu102.c90 u32 intr1 = nvkm_rd32(device, 0x000104); in tu102_mc_intr_stat() local
100 return intr0 | intr1; in tu102_mc_intr_stat()
/drivers/gpu/drm/bridge/
Dsii9234.c754 int intr1, intr4; in sii9234_irq_thread() local
762 intr1 = mhl_tx_readb(ctx, MHL_TX_INTR1_REG); in sii9234_irq_thread()
773 intr1, intr1_en, intr4, intr4_en, cbus_intr1, cbus_intr2); in sii9234_irq_thread()
777 if (intr1 & RSEN_CHANGE_INT) in sii9234_irq_thread()
781 if (intr1 & HPD_CHANGE_INT) in sii9234_irq_thread()
790 mhl_tx_writeb(ctx, MHL_TX_INTR1_REG, intr1); in sii9234_irq_thread()
/drivers/gpu/drm/nouveau/nvkm/engine/disp/
Dnv50.c652 u32 intr1 = nvkm_rd32(device, 0x610024); in nv50_disp_intr() local
666 if (intr1 & 0x00000004) { in nv50_disp_intr()
671 if (intr1 & 0x00000008) { in nv50_disp_intr()
676 if (intr1 & 0x00000070) { in nv50_disp_intr()
677 disp->super = (intr1 & 0x00000070); in nv50_disp_intr()
/drivers/infiniband/hw/qib/
Dqib_iba7322.c2879 u64 intr1 = istat & (INT_MASK_P(SDma, 1) | in sdma_7322_intr() local
2884 if (intr1) in sdma_7322_intr()