| /drivers/gpu/drm/exynos/ |
| D | exynos_drm_ipp.c | 48 int exynos_drm_ipp_register(struct device *dev, struct exynos_drm_ipp *ipp, in exynos_drm_ipp_register() argument
53 WARN_ON(!ipp); in exynos_drm_ipp_register()
58 spin_lock_init(&ipp->lock); in exynos_drm_ipp_register()
59 INIT_LIST_HEAD(&ipp->todo_list); in exynos_drm_ipp_register()
60 init_waitqueue_head(&ipp->done_wq); in exynos_drm_ipp_register()
61 ipp->dev = dev; in exynos_drm_ipp_register()
62 ipp->funcs = funcs; in exynos_drm_ipp_register()
63 ipp->capabilities = caps; in exynos_drm_ipp_register()
64 ipp->name = name; in exynos_drm_ipp_register()
65 ipp->formats = formats; in exynos_drm_ipp_register()
[all …]
|
| D | exynos_drm_rotator.c | 57 struct exynos_drm_ipp ipp; member
217 static int rotator_commit(struct exynos_drm_ipp *ipp, in rotator_commit() argument
221 container_of(ipp, struct rot_context, ipp); in rotator_commit()
248 struct exynos_drm_ipp *ipp = &rot->ipp; in rotator_bind() local
251 ipp->drm_dev = drm_dev; in rotator_bind()
254 exynos_drm_ipp_register(dev, ipp, &ipp_funcs, in rotator_bind()
267 struct exynos_drm_ipp *ipp = &rot->ipp; in rotator_unbind() local
269 exynos_drm_ipp_unregister(dev, ipp); in rotator_unbind()
|
| D | exynos_drm_ipp.h | 29 int (*commit)(struct exynos_drm_ipp *ipp,
43 void (*abort)(struct exynos_drm_ipp *ipp,
84 struct exynos_drm_ipp *ipp; member
127 int exynos_drm_ipp_register(struct device *dev, struct exynos_drm_ipp *ipp,
132 struct exynos_drm_ipp *ipp);
|
| D | exynos_drm_scaler.c | 40 struct exynos_drm_ipp ipp; member
356 static int scaler_commit(struct exynos_drm_ipp *ipp, in scaler_commit() argument
360 container_of(ipp, struct scaler_context, ipp); in scaler_commit()
452 struct exynos_drm_ipp *ipp = &scaler->ipp; in scaler_bind() local
455 ipp->drm_dev = drm_dev; in scaler_bind()
458 exynos_drm_ipp_register(dev, ipp, &ipp_funcs, in scaler_bind()
473 struct exynos_drm_ipp *ipp = &scaler->ipp; in scaler_unbind() local
475 exynos_drm_ipp_unregister(dev, ipp); in scaler_unbind()
|
| D | exynos_drm_gsc.c | 97 struct exynos_drm_ipp ipp; member
1113 static int gsc_commit(struct exynos_drm_ipp *ipp, in gsc_commit() argument
1116 struct gsc_context *ctx = container_of(ipp, struct gsc_context, ipp); in gsc_commit()
1147 static void gsc_abort(struct exynos_drm_ipp *ipp, in gsc_abort() argument
1151 container_of(ipp, struct gsc_context, ipp); in gsc_abort()
1173 struct exynos_drm_ipp *ipp = &ctx->ipp; in gsc_bind() local
1179 exynos_drm_ipp_register(dev, ipp, &ipp_funcs, in gsc_bind()
1194 struct exynos_drm_ipp *ipp = &ctx->ipp; in gsc_unbind() local
1196 exynos_drm_ipp_unregister(dev, ipp); in gsc_unbind()
|
| D | exynos_drm_fimc.c | 97 struct exynos_drm_ipp ipp; member
1081 static int fimc_commit(struct exynos_drm_ipp *ipp, in fimc_commit() argument
1085 container_of(ipp, struct fimc_context, ipp); in fimc_commit()
1110 static void fimc_abort(struct exynos_drm_ipp *ipp, in fimc_abort() argument
1114 container_of(ipp, struct fimc_context, ipp); in fimc_abort()
1137 struct exynos_drm_ipp *ipp = &ctx->ipp; in fimc_bind() local
1140 ipp->drm_dev = drm_dev; in fimc_bind()
1143 exynos_drm_ipp_register(dev, ipp, &ipp_funcs, in fimc_bind()
1158 struct exynos_drm_ipp *ipp = &ctx->ipp; in fimc_unbind() local
1160 exynos_drm_ipp_unregister(dev, ipp); in fimc_unbind()
|
| /drivers/gpu/drm/amd/display/dc/inc/hw/ |
| D | ipp.h | 71 struct input_pixel_processor *ipp,
76 struct input_pixel_processor *ipp,
83 struct input_pixel_processor *ipp);
87 struct input_pixel_processor *ipp,
95 struct input_pixel_processor *ipp,
99 struct input_pixel_processor *ipp,
104 struct input_pixel_processor *ipp,
108 struct input_pixel_processor *ipp,
111 void (*ipp_destroy)(struct input_pixel_processor **ipp);
|
| /drivers/gpu/drm/amd/display/dc/dce/ |
| D | dce_ipp.c | 44 struct input_pixel_processor *ipp, in dce_ipp_cursor_set_position() argument
48 struct dce_ipp *ipp_dce = TO_DCE_IPP(ipp); in dce_ipp_cursor_set_position()
70 struct input_pixel_processor *ipp, in dce_ipp_cursor_set_attributes() argument
73 struct dce_ipp *ipp_dce = TO_DCE_IPP(ipp); in dce_ipp_cursor_set_attributes()
140 static void dce_ipp_program_prescale(struct input_pixel_processor *ipp, in dce_ipp_program_prescale() argument
143 struct dce_ipp *ipp_dce = TO_DCE_IPP(ipp); in dce_ipp_program_prescale()
172 struct input_pixel_processor *ipp, in dce_ipp_program_input_lut() argument
176 struct dce_ipp *ipp_dce = TO_DCE_IPP(ipp); in dce_ipp_program_input_lut()
220 struct input_pixel_processor *ipp, in dce_ipp_set_degamma() argument
223 struct dce_ipp *ipp_dce = TO_DCE_IPP(ipp); in dce_ipp_set_degamma()
[all …]
|
| D | dce_ipp.h | 31 #define TO_DCE_IPP(ipp)\ argument
32 container_of(ipp, struct dce_ipp, base)
285 void dce_ipp_destroy(struct input_pixel_processor **ipp);
|
| /drivers/gpu/drm/amd/display/dc/dcn10/ |
| D | dcn10_ipp.c | 46 static void dcn10_ipp_destroy(struct input_pixel_processor **ipp) in dcn10_ipp_destroy() argument
48 kfree(TO_DCN10_IPP(*ipp)); in dcn10_ipp_destroy()
49 *ipp = NULL; in dcn10_ipp_destroy()
|
| D | dcn10_ipp.h | 31 #define TO_DCN10_IPP(ipp)\ argument
32 container_of(ipp, struct dcn10_ipp, base)
|
| D | dcn10_resource.c | 659 struct dcn10_ipp *ipp = in dcn10_ipp_create() local
662 if (!ipp) { in dcn10_ipp_create()
667 dcn10_ipp_construct(ipp, ctx, inst, in dcn10_ipp_create()
669 return &ipp->base; in dcn10_ipp_create()
1173 idle_pipe->plane_res.ipp = pool->ipps[idle_pipe->pipe_idx]; in dcn10_acquire_idle_pipe_for_layer()
|
| /drivers/gpu/drm/amd/display/dc/dce110/ |
| D | dce110_hw_sequencer.c | 285 struct input_pixel_processor *ipp = pipe_ctx->plane_res.ipp; in dce110_set_input_transfer_func() local
290 if (ipp == NULL) in dce110_set_input_transfer_func()
297 ipp->funcs->ipp_program_prescale(ipp, &prescale_params); in dce110_set_input_transfer_func()
302 ipp->funcs->ipp_program_input_lut(ipp, plane_state->gamma_correction); in dce110_set_input_transfer_func()
306 ipp->funcs->ipp_set_degamma(ipp, IPP_DEGAMMA_MODE_HW_sRGB); in dce110_set_input_transfer_func()
310 ipp->funcs->ipp_set_degamma(ipp, IPP_DEGAMMA_MODE_HW_sRGB); in dce110_set_input_transfer_func()
313 ipp->funcs->ipp_set_degamma(ipp, IPP_DEGAMMA_MODE_HW_xvYCC); in dce110_set_input_transfer_func()
316 ipp->funcs->ipp_set_degamma(ipp, IPP_DEGAMMA_MODE_BYPASS); in dce110_set_input_transfer_func()
324 ipp->funcs->ipp_set_degamma(ipp, IPP_DEGAMMA_MODE_BYPASS); in dce110_set_input_transfer_func()
2831 struct input_pixel_processor *ipp = pipe_ctx->plane_res.ipp; in dce110_set_cursor_position() local
[all …]
|
| D | dce110_resource.c | 645 struct dce_ipp *ipp = kzalloc(sizeof(struct dce_ipp), GFP_KERNEL); in dce110_ipp_create() local
647 if (!ipp) { in dce110_ipp_create()
652 dce_ipp_construct(ipp, ctx, inst, in dce110_ipp_create()
654 return &ipp->base; in dce110_ipp_create()
|
| /drivers/phy/broadcom/ |
| D | phy-brcm-usb-init-synopsys.c | 158 if (params->ipp != 2) in usb_init_ipp()
166 if (params->ipp == 1) in usb_init_ipp()
|
| D | phy-brcm-usb-init.c | 777 if (params->ipp == 1) in usb_init_ipp()
790 if (params->ipp != 2) in usb_init_ipp()
798 if (params->ipp == 1) in usb_init_ipp()
|
| D | phy-brcm-usb-init.h | 54 int ipp; member
|
| /drivers/gpu/drm/amd/display/dc/dce100/ |
| D | dce100_resource.c | 597 struct dce_ipp *ipp = kzalloc(sizeof(struct dce_ipp), GFP_KERNEL); in dce100_ipp_create() local
599 if (!ipp) { in dce100_ipp_create()
604 dce_ipp_construct(ipp, ctx, inst, in dce100_ipp_create()
606 return &ipp->base; in dce100_ipp_create()
|
| /drivers/gpu/drm/amd/display/dc/dce120/ |
| D | dce120_resource.c | 745 struct dce_ipp *ipp = kzalloc(sizeof(struct dce_ipp), GFP_KERNEL); in dce120_ipp_create() local
747 if (!ipp) { in dce120_ipp_create()
752 dce_ipp_construct(ipp, ctx, inst, in dce120_ipp_create()
754 return &ipp->base; in dce120_ipp_create()
|
| /drivers/gpu/drm/amd/display/dc/dce112/ |
| D | dce112_resource.c | 664 struct dce_ipp *ipp = kzalloc(sizeof(struct dce_ipp), GFP_KERNEL); in dce112_ipp_create() local
666 if (!ipp) { in dce112_ipp_create()
671 dce_ipp_construct(ipp, ctx, inst, in dce112_ipp_create()
673 return &ipp->base; in dce112_ipp_create()
|
| /drivers/gpu/drm/amd/display/dc/dce80/ |
| D | dce80_resource.c | 789 struct dce_ipp *ipp = kzalloc(sizeof(struct dce_ipp), GFP_KERNEL); in dce80_ipp_create() local
791 if (!ipp) { in dce80_ipp_create()
796 dce_ipp_construct(ipp, ctx, inst, in dce80_ipp_create()
798 return &ipp->base; in dce80_ipp_create()
|
| /drivers/gpu/drm/amd/display/dc/dce60/ |
| D | dce60_resource.c | 784 struct dce_ipp *ipp = kzalloc(sizeof(struct dce_ipp), GFP_KERNEL); in dce60_ipp_create() local
786 if (!ipp) { in dce60_ipp_create()
791 dce60_ipp_construct(ipp, ctx, inst, in dce60_ipp_create()
793 return &ipp->base; in dce60_ipp_create()
|
| /drivers/gpu/drm/amd/display/dc/inc/ |
| D | core_types.h | 317 struct input_pixel_processor *ipp; member
|
| /drivers/gpu/drm/amd/display/dc/dcn21/ |
| D | dcn21_resource.c | 717 struct dcn10_ipp *ipp = in dcn21_ipp_create() local
720 if (!ipp) { in dcn21_ipp_create()
725 dcn20_ipp_construct(ipp, ctx, inst, in dcn21_ipp_create()
727 return &ipp->base; in dcn21_ipp_create()
|
| /drivers/gpu/drm/amd/display/dc/dcn20/ |
| D | dcn20_resource.c | 1126 struct dcn10_ipp *ipp = in dcn20_ipp_create() local
1129 if (!ipp) { in dcn20_ipp_create()
1134 dcn20_ipp_construct(ipp, ctx, inst, in dcn20_ipp_create()
1136 return &ipp->base; in dcn20_ipp_create()
1880 next_odm_pipe->plane_res.ipp = pool->ipps[next_odm_pipe->pipe_idx]; in dcn20_split_stream_for_odm()
1965 secondary_pipe->plane_res.ipp = pool->ipps[secondary_pipe->pipe_idx]; in dcn20_split_stream_for_mpc()
3306 idle_pipe->plane_res.ipp = pool->ipps[idle_pipe->pipe_idx]; in dcn20_acquire_idle_pipe_for_layer()
|