Home
last modified time | relevance | path

Searched refs:metadata_reg_c_0 (Results 1 – 10 of 10) sorted by relevance

/drivers/net/ethernet/mellanox/mlx5/core/en/rep/
Dbond.c29 u32 metadata_reg_c_0; member
72 mdata->metadata_reg_c_0); in mlx5e_rep_bond_metadata_release()
74 mlx5_esw_match_metadata_free(mdata->esw, mdata->metadata_reg_c_0); in mlx5e_rep_bond_metadata_release()
102 mdata->metadata_reg_c_0 = mlx5_esw_match_metadata_alloc(esw); in mlx5e_rep_bond_enslave()
103 if (!mdata->metadata_reg_c_0) { in mlx5e_rep_bond_enslave()
110 mdata->metadata_reg_c_0); in mlx5e_rep_bond_enslave()
124 mdata->metadata_reg_c_0); in mlx5e_rep_bond_enslave()
131 rpriv->rep->vport, lag_dev->name, mdata->metadata_reg_c_0); in mlx5e_rep_bond_enslave()
177 rpriv->rep->vport, lag_dev->name, mdata->metadata_reg_c_0); in mlx5e_rep_bond_unslave()
/drivers/net/ethernet/mellanox/mlx5/core/esw/
Dbridge.c134 MLX5_SET(fte_match_param, match, misc_parameters_2.metadata_reg_c_0, in mlx5_esw_bridge_ingress_vlan_fg_create()
172 MLX5_SET(fte_match_param, match, misc_parameters_2.metadata_reg_c_0, in mlx5_esw_bridge_ingress_filter_fg_create()
208 MLX5_SET(fte_match_param, match, misc_parameters_2.metadata_reg_c_0, in mlx5_esw_bridge_ingress_mac_fg_create()
441 misc_parameters_2.metadata_reg_c_0, mlx5_eswitch_get_vport_metadata_mask()); in mlx5_esw_bridge_ingress_flow_with_esw_create()
442 MLX5_SET(fte_match_param, rule_spec->match_value, misc_parameters_2.metadata_reg_c_0, in mlx5_esw_bridge_ingress_flow_with_esw_create()
531 misc_parameters_2.metadata_reg_c_0, mlx5_eswitch_get_vport_metadata_mask()); in mlx5_esw_bridge_ingress_filter_flow_create()
532 MLX5_SET(fte_match_param, rule_spec->match_value, misc_parameters_2.metadata_reg_c_0, in mlx5_esw_bridge_ingress_filter_flow_create()
Dindir_table.c192 misc_parameters_2.metadata_reg_c_0, mlx5_eswitch_get_vport_metadata_mask()); in mlx5_esw_indir_table_rule_get()
193 MLX5_SET(fte_match_param, rule_spec->match_value, misc_parameters_2.metadata_reg_c_0, in mlx5_esw_indir_table_rule_get()
318 MLX5_SET(fte_match_param, match, misc_parameters_2.metadata_reg_c_0, in mlx5_create_indir_recirc_group()
/drivers/net/ethernet/mellanox/mlx5/core/
Deswitch_offloads.c107 MLX5_SET(fte_match_set_misc2, misc2, metadata_reg_c_0, 0); in mlx5_eswitch_clear_rule_source_port()
110 MLX5_SET(fte_match_set_misc2, misc2, metadata_reg_c_0, 0); in mlx5_eswitch_clear_rule_source_port()
134 MLX5_SET(fte_match_set_misc2, misc2, metadata_reg_c_0, in mlx5_eswitch_set_rule_source_port()
139 MLX5_SET(fte_match_set_misc2, misc2, metadata_reg_c_0, in mlx5_eswitch_set_rule_source_port()
1022 misc_parameters_2.metadata_reg_c_0, mlx5_eswitch_get_vport_metadata_mask()); in mlx5_eswitch_add_send_to_vport_meta_rules()
1034 MLX5_SET(fte_match_param, spec->match_value, misc_parameters_2.metadata_reg_c_0, in mlx5_eswitch_add_send_to_vport_meta_rules()
1123 MLX5_SET(fte_match_set_misc2, misc, metadata_reg_c_0, in peer_miss_rules_setup()
1159 MLX5_SET(fte_match_set_misc2, misc, metadata_reg_c_0, in esw_set_peer_miss_rule_source_port()
1371 MLX5_SET(fte_match_set_misc2, misc, metadata_reg_c_0, in esw_add_restore_rule()
1375 MLX5_SET(fte_match_set_misc2, misc, metadata_reg_c_0, tag); in esw_add_restore_rule()
[all …]
/drivers/net/ethernet/mellanox/mlx5/core/steering/
Ddr_ste.c845 spec->metadata_reg_c_0 = MLX5_GET(fte_match_set_misc2, mask, metadata_reg_c_0); in dr_ste_copy_mask_misc2()
Ddr_matcher.c285 return (misc2->metadata_reg_c_0 || misc2->metadata_reg_c_1 || in dr_mask_is_reg_c_0_3_set()
Ddr_types.h688 u32 metadata_reg_c_0; /* metadata_reg_c_0 */ member
Ddr_ste_v0.c1584 DR_STE_SET_TAG(register_0, tag, register_0_h, misc2, metadata_reg_c_0); in dr_ste_v0_build_register_0_tag()
Ddr_ste_v1.c1720 DR_STE_SET_TAG(register_0, tag, register_0_h, misc2, metadata_reg_c_0); in dr_ste_v1_build_register_0_tag()
/drivers/infiniband/hw/mlx5/
Dfs.c881 MLX5_SET(fte_match_set_misc2, misc, metadata_reg_c_0, in mlx5_ib_set_rule_source_port()
887 MLX5_SET(fte_match_set_misc2, misc, metadata_reg_c_0, in mlx5_ib_set_rule_source_port()