Home
last modified time | relevance | path

Searched refs:min_div (Results 1 – 8 of 8) sorted by relevance

/drivers/clk/ti/
Ddivider.c345 u16 min_div = 0; in ti_clk_parse_divider_data() local
379 if (!min_div || div_table[i] < min_div) in ti_clk_parse_divider_data()
380 min_div = div_table[i]; in ti_clk_parse_divider_data()
383 divider->min = min_div; in ti_clk_parse_divider_data()
445 u32 min_div = 0; in _populate_divider_min_max() local
452 if (of_property_read_u32(node, "ti,min-div", &min_div)) in _populate_divider_min_max()
453 min_div = 1; in _populate_divider_min_max()
465 if (!min_div || val < min_div) in _populate_divider_min_max()
466 min_div = val; in _populate_divider_min_max()
470 divider->min = min_div; in _populate_divider_min_max()
Ddpll.c297 u32 min_div; in of_ti_dpll_setup() local
384 if (!of_property_read_u32(node, "ti,min-div", &min_div) && in of_ti_dpll_setup()
385 min_div > dd->min_divider) in of_ti_dpll_setup()
386 dd->min_divider = min_div; in of_ti_dpll_setup()
/drivers/clk/hisilicon/
Dclkdivider-hi6220.c108 u32 max_div, min_div; in hi6220_register_clkdiv() local
118 min_div = 1; in hi6220_register_clkdiv()
127 table[i].div = min_div + i; in hi6220_register_clkdiv()
/drivers/clk/renesas/
Dclk-div6.c109 unsigned int i, min_div, max_div, div; in cpg_div6_clock_determine_rate() local
121 min_div = max(DIV_ROUND_UP(prate, req->max_rate), 1UL); in cpg_div6_clock_determine_rate()
123 if (max_div < min_div) in cpg_div6_clock_determine_rate()
127 div = clamp(div, min_div, max_div); in cpg_div6_clock_determine_rate()
/drivers/spi/
Dspi-rspi.c246 u16 min_div; member
1187 .min_div = 2,
1197 .min_div = 2,
1209 .min_div = 1,
1327 ctlr->max_speed_hz = DIV_ROUND_UP(clksrc, ops->min_div); in rspi_probe()
Dspi-au1550.c874 int min_div = (2 << 0) * (2 * (4 + 1)); in au1550_spi_probe() local
877 master->max_speed_hz = hw->pdata->mainclk_hz / min_div; in au1550_spi_probe()
Dspi-stm32.c434 u32 min_div, u32 max_div) in stm32_spi_prepare_mbr() argument
448 if ((div < min_div) || (div > max_div)) in stm32_spi_prepare_mbr()
/drivers/mmc/host/
Dalcor.c38 unsigned int min_div; member
669 if (cfg->min_div > tmp_div || tmp_div > cfg->max_div) in alcor_set_clock()