Home
last modified time | relevance | path

Searched refs:mmDPCSTX0_DPCSTX_CBUS_CNTL (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddpcs_3_0_3_offset.h19 #define mmDPCSTX0_DPCSTX_CBUS_CNTL … macro
Ddpcs_3_0_0_offset.h12 #define mmDPCSTX0_DPCSTX_CBUS_CNTL … macro
/drivers/gpu/drm/amd/include/asic_reg/dpcs/
Ddpcs_2_1_0_offset.h32 #define mmDPCSTX0_DPCSTX_CBUS_CNTL … macro
Ddpcs_2_0_0_offset.h32 #define mmDPCSTX0_DPCSTX_CBUS_CNTL … macro
/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_11_2_d.h10003 #define mmDPCSTX0_DPCSTX_CBUS_CNTL 0x48d5 macro