Home
last modified time | relevance | path

Searched refs:mmDPCSTX2_DPCSTX_PLL_UPDATE_ADDR (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddpcs_3_0_0_offset.h208 #define mmDPCSTX2_DPCSTX_PLL_UPDATE_ADDR … macro
/drivers/gpu/drm/amd/include/asic_reg/dpcs/
Ddpcs_2_1_0_offset.h252 #define mmDPCSTX2_DPCSTX_PLL_UPDATE_ADDR … macro
Ddpcs_2_0_0_offset.h236 #define mmDPCSTX2_DPCSTX_PLL_UPDATE_ADDR … macro
/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_11_2_d.h10032 #define mmDPCSTX2_DPCSTX_PLL_UPDATE_ADDR 0x9a18 macro