Home
last modified time | relevance | path

Searched refs:mmRDPCSTX1_RDPCSTX_CNTL2 (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddpcs_3_0_3_offset.h145 #define mmRDPCSTX1_RDPCSTX_CNTL2 macro
Ddpcs_3_0_0_offset.h138 #define mmRDPCSTX1_RDPCSTX_CNTL2 macro
/drivers/gpu/drm/amd/include/asic_reg/dpcs/
Ddpcs_2_1_0_offset.h172 #define mmRDPCSTX1_RDPCSTX_CNTL2 macro