Home
last modified time | relevance | path

Searched refs:mmRDPCSTX1_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddpcs_3_0_3_offset.h147 #define mmRDPCSTX1_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG … macro
Ddpcs_3_0_0_offset.h140 #define mmRDPCSTX1_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG … macro
/drivers/gpu/drm/amd/include/asic_reg/dpcs/
Ddpcs_2_1_0_offset.h174 #define mmRDPCSTX1_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG … macro
Ddpcs_2_0_0_offset.h166 #define mmRDPCSTX1_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG … macro