Home
last modified time | relevance | path

Searched refs:mmRDPCSTX4_RDPCSTX_PHY_CNTL5 (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddpcs_3_0_0_offset.h440 #define mmRDPCSTX4_RDPCSTX_PHY_CNTL5 … macro
/drivers/gpu/drm/amd/include/asic_reg/dpcs/
Ddpcs_2_1_0_offset.h512 #define mmRDPCSTX4_RDPCSTX_PHY_CNTL5 … macro
Ddpcs_2_0_0_offset.h502 #define mmRDPCSTX4_RDPCSTX_PHY_CNTL5 … macro