Home
last modified time | relevance | path

Searched refs:p_state_change_support (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
Ddcn30_clk_mgr.c166 clk_mgr_base->clks.p_state_change_support = true; in dcn3_init_clocks()
258 bool p_state_change_support; in dcn3_update_clocks() local
299 clk_mgr_base->clks.prev_p_state_change_support = clk_mgr_base->clks.p_state_change_support; in dcn3_update_clocks()
301 p_state_change_support = new_clocks->p_state_change_support || (total_plane_count == 0); in dcn3_update_clocks()
302 …should_update_pstate_support(safe_to_lower, p_state_change_support, clk_mgr_base->clks.p_state_cha… in dcn3_update_clocks()
303 clk_mgr_base->clks.p_state_change_support = p_state_change_support; in dcn3_update_clocks()
306 if (!clk_mgr_base->clks.p_state_change_support) in dcn3_update_clocks()
318 if (clk_mgr_base->clks.p_state_change_support && in dcn3_update_clocks()
400 if (clk_mgr_base->clks.p_state_change_support) in dcn3_set_hard_min_memclk()
465 else if (a->p_state_change_support != b->p_state_change_support) in dcn3_are_clock_states_equal()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/
Ddcn20_clk_mgr.c222 bool p_state_change_support; in dcn2_update_clocks() local
273 p_state_change_support = new_clocks->p_state_change_support || (total_plane_count == 0); in dcn2_update_clocks()
274 …should_update_pstate_support(safe_to_lower, p_state_change_support, clk_mgr_base->clks.p_state_cha… in dcn2_update_clocks()
275 clk_mgr_base->clks.prev_p_state_change_support = clk_mgr_base->clks.p_state_change_support; in dcn2_update_clocks()
276 clk_mgr_base->clks.p_state_change_support = p_state_change_support; in dcn2_update_clocks()
278 pp_smu->set_pstate_handshake_support(&pp_smu->pp_smu, clk_mgr_base->clks.p_state_change_support); in dcn2_update_clocks()
398 clk_mgr->clks.p_state_change_support = true; in dcn2_init_clocks()
478 else if (a->p_state_change_support != b->p_state_change_support) in dcn2_are_clock_states_equal()
/drivers/gpu/drm/amd/display/amdgpu_dm/
Damdgpu_dm_trace.h501 __field(int, p_state_change_support)
519 __entry->p_state_change_support = clk->p_state_change_support;
544 __entry->p_state_change_support,
/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_hubbub.c595 hubbub1->base.ctx->dc->clk_mgr->clks.p_state_change_support == false) in hubbub2_program_watermarks()
Ddcn20_resource.c3101 context->bw_ctx.bw.dcn.clk.p_state_change_support = in dcn20_calculate_dlg_params()
3152 context->bw_ctx.bw.dcn.clk.p_state_change_support, in dcn20_calculate_dlg_params()
3249 full_pstate_supported = context->bw_ctx.bw.dcn.clk.p_state_change_support; in dcn20_validate_bandwidth_fp()
3253 context->bw_ctx.bw.dcn.clk.p_state_change_support = full_pstate_supported; in dcn20_validate_bandwidth_fp()
3261 dummy_pstate_supported = context->bw_ctx.bw.dcn.clk.p_state_change_support; in dcn20_validate_bandwidth_fp()
3264 context->bw_ctx.bw.dcn.clk.p_state_change_support = false; in dcn20_validate_bandwidth_fp()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
Ddcn31_clk_mgr.c292 clk_mgr->clks.p_state_change_support = true; in dcn31_init_clocks()
/drivers/gpu/drm/amd/display/dc/
Ddc.h387 bool p_state_change_support; member
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
Dvg_clk_mgr.c393 clk_mgr->clks.p_state_change_support = true; in vg_init_clocks()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
Drn_clk_mgr.c454 clk_mgr->clks.p_state_change_support = true; in rn_init_clocks()
/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_hwseq.c967 if (!dc->clk_mgr->clks.p_state_change_support && in dcn30_hardware_release()