| /drivers/gpu/drm/vc4/ |
| D | vc4_hdmi_phy.c | 225 u8 preemphasis; member
445 VC4_SET_FIELD(chan0_settings->amplitude.preemphasis, in vc5_hdmi_phy_init()
449 VC4_SET_FIELD(chan1_settings->amplitude.preemphasis, in vc5_hdmi_phy_init()
453 VC4_SET_FIELD(chan2_settings->amplitude.preemphasis, in vc5_hdmi_phy_init()
457 VC4_SET_FIELD(clock_settings->amplitude.preemphasis, in vc5_hdmi_phy_init()
|
| /drivers/gpu/drm/gma500/ |
| D | intel_bios.c | 104 switch (edp_link_params->preemphasis) { in parse_edp()
106 dev_priv->edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_0; in parse_edp()
109 dev_priv->edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_1; in parse_edp()
112 dev_priv->edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_2; in parse_edp()
115 dev_priv->edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_3; in parse_edp()
133 dev_priv->edp.vswing, dev_priv->edp.preemphasis); in parse_edp()
|
| D | intel_bios.h | 455 u8 preemphasis:4; member
|
| D | psb_drv.h | 559 int preemphasis; member
|
| /drivers/gpu/drm/tegra/ |
| D | sor.c | 52 u8 preemphasis[4]; member
71 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
86 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
101 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
116 .preemphasis = { 0x00, 0x17, 0x17, 0x17 },
131 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
150 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
165 .preemphasis = { 0x01, 0x02, 0x02, 0x02 },
180 .preemphasis = { 0x10, 0x3e, 0x3e, 0x3e },
195 .preemphasis = { 0x02, 0x3f, 0x3f, 0x3f },
[all …]
|
| /drivers/phy/qualcomm/ |
| D | phy-qcom-qusb2.c | 400 struct override_param preemphasis; member
532 if (or->preemphasis.override) in qusb2_phy_override_phy_params()
534 or->preemphasis.value << PREEMPHASIS_EN_SHIFT, in qusb2_phy_override_phy_params()
1051 or->preemphasis.value = (u8)value; in qusb2_phy_probe()
1052 or->preemphasis.override = true; in qusb2_phy_probe()
|
| /drivers/media/radio/wl128x/ |
| D | fmdrv_tx.c | 318 int fm_tx_set_preemph_filter(struct fmdev *fmdev, u32 preemphasis) in fm_tx_set_preemph_filter() argument
327 switch (preemphasis) { in fm_tx_set_preemph_filter()
|
| /drivers/gpu/drm/xlnx/ |
| D | zynqmp_dp.c | 615 u8 voltage = 0, preemphasis = 0; in zynqmp_dp_adjust_train() local
625 if (p > preemphasis) in zynqmp_dp_adjust_train()
626 preemphasis = p; in zynqmp_dp_adjust_train()
632 if (preemphasis >= DP_TRAIN_PRE_EMPH_LEVEL_2) in zynqmp_dp_adjust_train()
633 preemphasis |= DP_TRAIN_MAX_PRE_EMPHASIS_REACHED; in zynqmp_dp_adjust_train()
636 train_set[i] = voltage | preemphasis; in zynqmp_dp_adjust_train()
|
| /drivers/media/radio/si4713/ |
| D | si4713.h | 246 u32 preemphasis; member
|
| /drivers/gpu/drm/i915/display/ |
| D | intel_vbt_defs.h | 665 u8 preemphasis:4; member
675 u8 preemphasis:4; member
|
| D | intel_bios.c | 829 switch (edp_link_params->preemphasis) { in parse_edp()
831 i915->vbt.edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_0; in parse_edp()
834 i915->vbt.edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_1; in parse_edp()
837 i915->vbt.edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_2; in parse_edp()
840 i915->vbt.edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_3; in parse_edp()
845 edp_link_params->preemphasis); in parse_edp()
|
| /drivers/media/radio/ |
| D | radio-wl1273.c | 47 unsigned int preemphasis; member
903 unsigned int preemphasis) in wl1273_fm_set_preemphasis() argument
915 switch (preemphasis) { in wl1273_fm_set_preemphasis()
934 radio->preemphasis = preemphasis; in wl1273_fm_set_preemphasis()
|
| /drivers/net/ethernet/chelsio/cxgb3/ |
| D | ael1002.c | 331 static const struct reg_val preemphasis[] = { in ael2005_setup_twinax_edc() local
340 err = set_phy_regs(phy, preemphasis); in ael2005_setup_twinax_edc()
|
| /drivers/gpu/drm/i915/ |
| D | i915_drv.h | 687 int preemphasis; member
|
| /drivers/net/ethernet/broadcom/bnxt/ |
| D | bnxt.h | 1229 u32 preemphasis; member
|
| D | bnxt_hsi.h | 3375 __le32 preemphasis; member
3567 __le32 preemphasis; member
|
| D | bnxt.c | 9459 link_info->preemphasis = le32_to_cpu(resp->preemphasis); in bnxt_update_link()
|