/drivers/mtd/chips/ |
D | jedec_probe.c | 274 const uint32_t regions[6]; member 306 .regions = { 318 .regions = { 333 .regions = { 348 .regions = { 363 .regions = { 378 .regions = { 394 .regions = { 411 .regions = { 428 .regions = { [all …]
|
D | cfi_util.c | 366 struct mtd_erase_region_info *regions = mtd->eraseregions; in cfi_varsize_frob() local 380 while (i < mtd->numeraseregions && ofs >= regions[i].offset) in cfi_varsize_frob() 390 if (ofs & (regions[i].erasesize-1)) in cfi_varsize_frob() 400 while (i<mtd->numeraseregions && (ofs + len) >= regions[i].offset) in cfi_varsize_frob() 408 if ((ofs + len) & (regions[i].erasesize-1)) in cfi_varsize_frob() 417 int size = regions[i].erasesize; in cfi_varsize_frob() 428 if (ofs == regions[i].offset + size * regions[i].numblocks) in cfi_varsize_frob()
|
/drivers/gpu/drm/nouveau/nvkm/nvfw/ |
D | acr.c | 89 hdr->regions.no_regions); in flcn_acr_desc_dump() 91 for (i = 0; i < ARRAY_SIZE(hdr->regions.region_props); i++) { in flcn_acr_desc_dump() 94 hdr->regions.region_props[i].start_addr); in flcn_acr_desc_dump() 96 hdr->regions.region_props[i].end_addr); in flcn_acr_desc_dump() 98 hdr->regions.region_props[i].region_id); in flcn_acr_desc_dump() 100 hdr->regions.region_props[i].read_mask); in flcn_acr_desc_dump() 102 hdr->regions.region_props[i].write_mask); in flcn_acr_desc_dump() 104 hdr->regions.region_props[i].client_mask); in flcn_acr_desc_dump() 132 hdr->regions.no_regions); in flcn_acr_desc_v1_dump() 134 for (i = 0; i < ARRAY_SIZE(hdr->regions.region_props); i++) { in flcn_acr_desc_v1_dump() [all …]
|
/drivers/vfio/platform/ |
D | vfio_platform_common.c | 144 vdev->regions = kcalloc(cnt, sizeof(struct vfio_platform_region), in vfio_platform_regions_init() 146 if (!vdev->regions) in vfio_platform_regions_init() 156 vdev->regions[i].addr = res->start; in vfio_platform_regions_init() 157 vdev->regions[i].size = resource_size(res); in vfio_platform_regions_init() 158 vdev->regions[i].flags = 0; in vfio_platform_regions_init() 162 vdev->regions[i].type = VFIO_PLATFORM_REGION_TYPE_MMIO; in vfio_platform_regions_init() 163 vdev->regions[i].flags |= VFIO_REGION_INFO_FLAG_READ; in vfio_platform_regions_init() 165 vdev->regions[i].flags |= in vfio_platform_regions_init() 172 if (!(vdev->regions[i].addr & ~PAGE_MASK) && in vfio_platform_regions_init() 173 !(vdev->regions[i].size & ~PAGE_MASK)) in vfio_platform_regions_init() [all …]
|
/drivers/vfio/fsl-mc/ |
D | vfio_fsl_mc.c | 30 vdev->regions = kcalloc(count, sizeof(struct vfio_fsl_mc_region), in vfio_fsl_mc_open_device() 32 if (!vdev->regions) in vfio_fsl_mc_open_device() 36 struct resource *res = &mc_dev->regions[i]; in vfio_fsl_mc_open_device() 39 vdev->regions[i].addr = res->start; in vfio_fsl_mc_open_device() 40 vdev->regions[i].size = resource_size(res); in vfio_fsl_mc_open_device() 41 vdev->regions[i].type = mc_dev->regions[i].flags & IORESOURCE_BITS; in vfio_fsl_mc_open_device() 46 if (!no_mmap && !(vdev->regions[i].addr & ~PAGE_MASK) && in vfio_fsl_mc_open_device() 47 !(vdev->regions[i].size & ~PAGE_MASK)) in vfio_fsl_mc_open_device() 48 vdev->regions[i].flags |= in vfio_fsl_mc_open_device() 50 vdev->regions[i].flags |= VFIO_REGION_INFO_FLAG_READ; in vfio_fsl_mc_open_device() [all …]
|
/drivers/net/dsa/sja1105/ |
D | sja1105_devlink.c | 85 priv->regions = kcalloc(num_regions, sizeof(struct devlink_region *), in sja1105_setup_devlink_regions() 87 if (!priv->regions) in sja1105_setup_devlink_regions() 97 dsa_devlink_region_destroy(priv->regions[i]); in sja1105_setup_devlink_regions() 99 kfree(priv->regions); in sja1105_setup_devlink_regions() 103 priv->regions[i] = region; in sja1105_setup_devlink_regions() 115 dsa_devlink_region_destroy(priv->regions[i]); in sja1105_teardown_devlink_regions() 117 kfree(priv->regions); in sja1105_teardown_devlink_regions()
|
/drivers/gpu/drm/i915/gem/selftests/ |
D | i915_gem_dmabuf.c | 91 struct intel_memory_region *lmem = i915->mm.regions[INTEL_REGION_LMEM]; in igt_dmabuf_import_same_driver_lmem() 144 struct intel_memory_region **regions, in igt_dmabuf_import_same_driver() argument 158 regions, num_regions); in igt_dmabuf_import_same_driver() 202 if (obj->mm.region != i915->mm.regions[INTEL_REGION_SMEM]) { in igt_dmabuf_import_same_driver() 245 struct intel_memory_region *smem = i915->mm.regions[INTEL_REGION_SMEM]; in igt_dmabuf_import_same_driver_smem() 253 struct intel_memory_region *regions[2]; in igt_dmabuf_import_same_driver_lmem_smem() local 255 if (!i915->mm.regions[INTEL_REGION_LMEM]) in igt_dmabuf_import_same_driver_lmem_smem() 258 regions[0] = i915->mm.regions[INTEL_REGION_LMEM]; in igt_dmabuf_import_same_driver_lmem_smem() 259 regions[1] = i915->mm.regions[INTEL_REGION_SMEM]; in igt_dmabuf_import_same_driver_lmem_smem() 260 return igt_dmabuf_import_same_driver(i915, regions, 2); in igt_dmabuf_import_same_driver_lmem_smem()
|
/drivers/net/wireless/ath/ath10k/ |
D | coredump.c | 1297 .regions = qca6174_hw10_mem_regions, 1306 .regions = qca6174_hw10_mem_regions, 1315 .regions = qca6174_hw10_mem_regions, 1324 .regions = qca6174_hw21_mem_regions, 1333 .regions = qca6174_hw30_mem_regions, 1342 .regions = qca6174_hw30_mem_regions, 1351 .regions = qca6174_hw30_sdio_mem_regions, 1360 .regions = qca6174_hw30_mem_regions, 1369 .regions = qca988x_hw20_mem_regions, 1378 .regions = qca9984_hw10_mem_regions, [all …]
|
/drivers/gpu/drm/nouveau/nvkm/subdev/acr/ |
D | gp102.c | 200 desc->regions.no_regions = 2; in gp102_acr_load_load() 201 desc->regions.region_props[0].start_addr = acr->wpr_start >> 8; in gp102_acr_load_load() 202 desc->regions.region_props[0].end_addr = acr->wpr_end >> 8; in gp102_acr_load_load() 203 desc->regions.region_props[0].region_id = 1; in gp102_acr_load_load() 204 desc->regions.region_props[0].read_mask = 0xf; in gp102_acr_load_load() 205 desc->regions.region_props[0].write_mask = 0xc; in gp102_acr_load_load() 206 desc->regions.region_props[0].client_mask = 0x2; in gp102_acr_load_load() 207 desc->regions.region_props[0].shadow_mem_start_addr = in gp102_acr_load_load()
|
D | gm200.c | 403 desc->regions.no_regions = 2; in gm200_acr_load_load() 404 desc->regions.region_props[0].start_addr = acr->wpr_start >> 8; in gm200_acr_load_load() 405 desc->regions.region_props[0].end_addr = acr->wpr_end >> 8; in gm200_acr_load_load() 406 desc->regions.region_props[0].region_id = 1; in gm200_acr_load_load() 407 desc->regions.region_props[0].read_mask = 0xf; in gm200_acr_load_load() 408 desc->regions.region_props[0].write_mask = 0xc; in gm200_acr_load_load() 409 desc->regions.region_props[0].client_mask = 0x2; in gm200_acr_load_load()
|
/drivers/virt/acrn/ |
D | mm.c | 20 struct vm_memory_region_batch *regions; in modify_region() local 23 regions = kzalloc(sizeof(*regions), GFP_KERNEL); in modify_region() 24 if (!regions) in modify_region() 27 regions->vmid = vm->vmid; in modify_region() 28 regions->regions_num = 1; in modify_region() 29 regions->regions_gpa = virt_to_phys(region); in modify_region() 31 ret = hcall_set_memory_regions(virt_to_phys(regions)); in modify_region() 36 kfree(regions); in modify_region()
|
/drivers/soc/qcom/ |
D | smem.c | 275 struct smem_region regions[]; member 407 header = smem->regions[0].virt_base; in qcom_smem_alloc_global() 492 header = smem->regions[0].virt_base; in qcom_smem_get_global() 500 region = &smem->regions[i]; in qcom_smem_get_global() 640 header = __smem->regions[0].virt_base; in qcom_smem_get_free_space() 660 struct smem_region *region = &__smem->regions[i]; in qcom_smem_virt_to_phys() 680 header = smem->regions[0].virt_base; in qcom_smem_get_sbl_version() 691 ptable = smem->regions[0].virt_base + smem->regions[0].size - SZ_4K; in qcom_smem_get_ptable() 732 header = smem->regions[0].virt_base + le32_to_cpu(entry->offset); in qcom_smem_partition_header() 886 smem->regions[i].virt_base = devm_ioremap_wc(dev, r.start, size); in qcom_smem_map_memory() [all …]
|
D | ocmem.c | 60 struct ocmem_region *regions; member 125 struct ocmem_region *region = &ocmem->regions[i]; in update_ocmem() 137 struct ocmem_region *region = &ocmem->regions[i]; in update_ocmem() 175 struct ocmem_region *region = &ocmem->regions[i]; in update_range() 382 ocmem->regions = devm_kcalloc(dev, ocmem->config->num_regions, in ocmem_dev_probe() 384 if (!ocmem->regions) { in ocmem_dev_probe() 390 struct ocmem_region *region = &ocmem->regions[i]; in ocmem_dev_probe()
|
/drivers/bus/fsl-mc/ |
D | fsl-mc-bus.c | 667 struct resource *regions; in fsl_mc_device_get_mmio_regions() local 686 regions = kmalloc_array(obj_desc->region_count, in fsl_mc_device_get_mmio_regions() 687 sizeof(regions[0]), GFP_KERNEL); in fsl_mc_device_get_mmio_regions() 688 if (!regions) in fsl_mc_device_get_mmio_regions() 710 regions[i].start = region_desc.base_address + in fsl_mc_device_get_mmio_regions() 715 ®ions[i].start); in fsl_mc_device_get_mmio_regions() 729 regions[i].start == region_desc.base_offset) in fsl_mc_device_get_mmio_regions() 730 regions[i].start += mc_portal_base_phys_addr; in fsl_mc_device_get_mmio_regions() 741 regions[i].end = regions[i].start + region_desc.size - 1; in fsl_mc_device_get_mmio_regions() 742 regions[i].name = "fsl-mc object MMIO region"; in fsl_mc_device_get_mmio_regions() [all …]
|
/drivers/soc/fsl/dpio/ |
D | dpio-driver.c | 204 desc.regs_cena = devm_memremap(dev, dpio_dev->regions[1].start, in dpaa2_dpio_probe() 205 resource_size(&dpio_dev->regions[1]), in dpaa2_dpio_probe() 208 desc.regs_cena = devm_memremap(dev, dpio_dev->regions[2].start, in dpaa2_dpio_probe() 209 resource_size(&dpio_dev->regions[2]), in dpaa2_dpio_probe() 219 desc.regs_cinh = devm_ioremap(dev, dpio_dev->regions[1].start, in dpaa2_dpio_probe() 220 resource_size(&dpio_dev->regions[1])); in dpaa2_dpio_probe()
|
/drivers/fpga/ |
D | dfl-afu-region.c | 21 INIT_LIST_HEAD(&afu->regions); in afu_mmio_region_init() 25 list_for_each_entry((region), &(afu)->regions, node) 78 list_add(®ion->node, &afu->regions); in afu_mmio_region_add() 100 list_for_each_entry_safe(region, tmp, &afu->regions, node) in afu_mmio_region_destroy()
|
/drivers/soc/aspeed/ |
D | aspeed-p2a-ctrl.c | 52 struct region regions[P2A_REGION_COUNT]; member 140 const struct region *curr = &ctrl->config->regions[i]; in aspeed_p2a_region_acquire() 283 bits |= priv->parent->config->regions[i].bit; in aspeed_p2a_release() 324 value |= p2a_ctrl->config->regions[i].bit; in aspeed_p2a_disable_all() 401 .regions = { 412 .regions = {
|
/drivers/gpu/drm/i915/ |
D | intel_memory_region.c | 165 for (i = 0; i < ARRAY_SIZE(i915->mm.regions); i++) { in intel_memory_regions_hw_probe() 206 i915->mm.regions[i] = mem; in intel_memory_regions_hw_probe() 220 for (i = 0; i < ARRAY_SIZE(i915->mm.regions); i++) { in intel_memory_regions_driver_release() 222 fetch_and_zero(&i915->mm.regions[i]); in intel_memory_regions_driver_release()
|
/drivers/gpu/drm/nouveau/nvkm/subdev/fb/ |
D | base.c | 168 for (i = 0; i < fb->tile.regions; i++) in nvkm_fb_init() 205 for (i = 0; i < fb->tile.regions; i++) in nvkm_fb_dtor() 234 fb->tile.regions = fb->func->tile.regions; in nvkm_fb_ctor()
|
/drivers/video/console/ |
D | sticore.c | 458 REGION_OFFSET_TO_PHYS(sti->regions[i], newhpa); in sti_init_glob_cfg() 460 len = sti->regions[i].region_desc.length * 4096; in sti_init_glob_cfg() 468 sti->regions[i].region_desc.btlb, in sti_init_glob_cfg() 469 sti->regions[i].region_desc.sys_only, in sti_init_glob_cfg() 470 sti->regions[i].region_desc.cache, in sti_init_glob_cfg() 471 sti->regions[i].region_desc.last); in sti_init_glob_cfg() 474 if (sti->regions[i].region_desc.last) in sti_init_glob_cfg() 478 if (++i<8 && sti->regions[i].region) in sti_init_glob_cfg() 480 sti->regions[i].region); in sti_init_glob_cfg() 777 memcpy(sti->regions, ((void *)raw)+raw->region_list, sizeof(sti->regions)); in sti_read_rom()
|
/drivers/gpu/drm/amd/display/dmub/src/ |
D | dmub_srv.c | 309 struct dmub_region *inst = &out->regions[DMUB_WINDOW_0_INST_CONST]; in dmub_srv_calc_region_info() 310 struct dmub_region *stack = &out->regions[DMUB_WINDOW_1_STACK]; in dmub_srv_calc_region_info() 311 struct dmub_region *data = &out->regions[DMUB_WINDOW_2_BSS_DATA]; in dmub_srv_calc_region_info() 312 struct dmub_region *bios = &out->regions[DMUB_WINDOW_3_VBIOS]; in dmub_srv_calc_region_info() 313 struct dmub_region *mail = &out->regions[DMUB_WINDOW_4_MAILBOX]; in dmub_srv_calc_region_info() 314 struct dmub_region *trace_buff = &out->regions[DMUB_WINDOW_5_TRACEBUFF]; in dmub_srv_calc_region_info() 315 struct dmub_region *fw_state = &out->regions[DMUB_WINDOW_6_FW_STATE]; in dmub_srv_calc_region_info() 316 struct dmub_region *scratch_mem = &out->regions[DMUB_WINDOW_7_SCRATCH_MEM]; in dmub_srv_calc_region_info() 411 ¶ms->region_info->regions[i]; in dmub_srv_calc_mem_info()
|
/drivers/infiniband/hw/hns/ |
D | hns_roce_hem.c | 1125 int hns_roce_hem_list_calc_root_ba(const struct hns_roce_buf_region *regions, in hns_roce_hem_list_calc_root_ba() argument 1134 r = (struct hns_roce_buf_region *)®ions[i]; in hns_roce_hem_list_calc_root_ba() 1234 const struct hns_roce_buf_region *regions, int region_cnt) in alloc_root_hem() argument 1241 ba_num = hns_roce_hem_list_calc_root_ba(regions, region_cnt, unit); in alloc_root_hem() 1248 offset = regions[0].offset; in alloc_root_hem() 1250 r = ®ions[region_cnt - 1]; in alloc_root_hem() 1306 const struct hns_roce_buf_region *regions, int region_cnt) in setup_root_hem() argument 1322 r = ®ions[i]; in setup_root_hem() 1356 const struct hns_roce_buf_region *regions, in hem_list_alloc_root_bt() argument 1365 root_hem = hem_list_search_item(&hem_list->root_bt, regions[0].offset); in hem_list_alloc_root_bt() [all …]
|
/drivers/gpu/drm/i915/gem/ |
D | i915_gem_lmem.c | 102 return i915_gem_object_create_region(i915->mm.regions[INTEL_REGION_LMEM], in __i915_gem_object_create_lmem_with_ps() 111 return i915_gem_object_create_region(i915->mm.regions[INTEL_REGION_LMEM], in i915_gem_object_create_lmem()
|
D | i915_gem_create.c | 48 obj->mm.placements = &i915->mm.regions[mr->id]; in object_set_placements() 256 u64_to_user_ptr(args->regions); in set_placements() 271 BUILD_BUG_ON(ARRAY_SIZE(i915->mm.regions) != ARRAY_SIZE(placements)); in set_placements() 273 if (args->num_regions > ARRAY_SIZE(i915->mm.regions)) { in set_placements()
|
/drivers/char/ |
D | ps3flash.c | 90 dev->regions[dev->region_idx].size*dev->blk_size); in ps3flash_llseek() 107 size = dev->regions[dev->region_idx].size*dev->blk_size; in ps3flash_read() 176 size = dev->regions[dev->region_idx].size*dev->blk_size; in ps3flash_write() 337 tmp = dev->regions[dev->region_idx].start*dev->blk_size; in ps3flash_probe() 344 tmp = dev->regions[dev->region_idx].size*dev->blk_size; in ps3flash_probe()
|