Home
last modified time | relevance | path

Searched refs:screen_tile_row_offset (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/nouveau/nvkm/engine/gr/
Dctxgf117.c225 gr->screen_tile_row_offset); in gf117_grctx_generate_rop_mapping()
231 gr->screen_tile_row_offset | data2[0]); in gf117_grctx_generate_rop_mapping()
238 gr->screen_tile_row_offset); in gf117_grctx_generate_rop_mapping()
Dctxgv100.c121 gr->screen_tile_row_offset); in gv100_grctx_generate_rop_mapping()
132 gr->screen_tile_row_offset); in gv100_grctx_generate_rop_mapping()
146 gr->screen_tile_row_offset); in gv100_grctx_generate_rop_mapping()
Dgm200.c170 gr->screen_tile_row_offset = 1; in gm200_gr_oneinit_tiles()
174 gr->screen_tile_row_offset = 4; in gm200_gr_oneinit_tiles()
178 gr->screen_tile_row_offset = 5; in gm200_gr_oneinit_tiles()
Dgf100.c1877 case 15: gr->screen_tile_row_offset = 0x06; break; in gf100_gr_oneinit_tiles()
1878 case 14: gr->screen_tile_row_offset = 0x05; break; in gf100_gr_oneinit_tiles()
1879 case 13: gr->screen_tile_row_offset = 0x02; break; in gf100_gr_oneinit_tiles()
1880 case 11: gr->screen_tile_row_offset = 0x07; break; in gf100_gr_oneinit_tiles()
1881 case 10: gr->screen_tile_row_offset = 0x06; break; in gf100_gr_oneinit_tiles()
1883 case 5: gr->screen_tile_row_offset = 0x01; break; in gf100_gr_oneinit_tiles()
1884 case 3: gr->screen_tile_row_offset = 0x02; break; in gf100_gr_oneinit_tiles()
1886 case 1: gr->screen_tile_row_offset = 0x01; break; in gf100_gr_oneinit_tiles()
1887 default: gr->screen_tile_row_offset = 0x03; in gf100_gr_oneinit_tiles()
1890 gr->screen_tile_row_offset = primes[i]; in gf100_gr_oneinit_tiles()
[all …]
Dctxgf100.c1142 gr->screen_tile_row_offset); in gf100_grctx_generate_rop_mapping()
1148 gr->screen_tile_row_offset | data2[0]); in gf100_grctx_generate_rop_mapping()
1155 gr->screen_tile_row_offset); in gf100_grctx_generate_rop_mapping()
Dgf117.c142 gr->screen_tile_row_offset << 8 | gr->tpc_nr[gpc]); in gf117_gr_init_zcull()
Dtu102.c70 gr->screen_tile_row_offset << 8 | gr->tpc_nr[gpc]); in tu102_gr_init_zcull()
Dgf100.h124 u8 screen_tile_row_offset; member