| /drivers/gpu/drm/v3d/ |
| D | v3d_trace.h | 39 uint64_t seqno,
41 TP_ARGS(dev, is_render, seqno, ctnqba, ctnqea),
46 __field(u64, seqno)
54 __entry->seqno = seqno;
62 __entry->seqno,
69 uint64_t seqno),
70 TP_ARGS(dev, seqno),
74 __field(u64, seqno)
79 __entry->seqno = seqno;
84 __entry->seqno)
[all …]
|
| /drivers/media/pci/saa7164/ |
| D | saa7164-cmd.c | 22 ret = dev->cmds[i].seqno; in saa7164_cmd_alloc_seqno()
31 static void saa7164_cmd_free_seqno(struct saa7164_dev *dev, u8 seqno) in saa7164_cmd_free_seqno() argument
34 if ((dev->cmds[seqno].inuse == 1) && in saa7164_cmd_free_seqno()
35 (dev->cmds[seqno].seqno == seqno)) { in saa7164_cmd_free_seqno()
36 dev->cmds[seqno].inuse = 0; in saa7164_cmd_free_seqno()
37 dev->cmds[seqno].signalled = 0; in saa7164_cmd_free_seqno()
38 dev->cmds[seqno].timeout = 0; in saa7164_cmd_free_seqno()
43 static void saa7164_cmd_timeout_seqno(struct saa7164_dev *dev, u8 seqno) in saa7164_cmd_timeout_seqno() argument
46 if ((dev->cmds[seqno].inuse == 1) && in saa7164_cmd_timeout_seqno()
47 (dev->cmds[seqno].seqno == seqno)) { in saa7164_cmd_timeout_seqno()
[all …]
|
| /drivers/gpu/drm/vc4/ |
| D | vc4_trace.h | 18 TP_PROTO(struct drm_device *dev, uint64_t seqno, uint64_t timeout),
19 TP_ARGS(dev, seqno, timeout),
23 __field(u64, seqno)
29 __entry->seqno = seqno;
34 __entry->dev, __entry->seqno, __entry->timeout)
38 TP_PROTO(struct drm_device *dev, uint64_t seqno),
39 TP_ARGS(dev, seqno),
43 __field(u64, seqno)
48 __entry->seqno = seqno;
52 __entry->dev, __entry->seqno)
|
| D | vc4_gem.c | 381 vc4_wait_for_seqno(struct drm_device *dev, uint64_t seqno, uint64_t timeout_ns, in vc4_wait_for_seqno() argument
389 if (vc4->finished_seqno >= seqno) in vc4_wait_for_seqno()
397 trace_vc4_wait_for_seqno_begin(dev, seqno, timeout_ns); in vc4_wait_for_seqno()
408 if (vc4->finished_seqno >= seqno) in vc4_wait_for_seqno()
423 trace_vc4_wait_for_seqno_end(dev, seqno); in vc4_wait_for_seqno()
537 vc4_update_bo_seqnos(struct vc4_exec_info *exec, uint64_t seqno) in vc4_update_bo_seqnos() argument
544 bo->seqno = seqno; in vc4_update_bo_seqnos()
550 bo->seqno = seqno; in vc4_update_bo_seqnos()
555 bo->write_seqno = seqno; in vc4_update_bo_seqnos()
670 uint64_t seqno; in vc4_queue_submit() local
[all …]
|
| /drivers/dma-buf/ |
| D | dma-fence-chain.c | 90 int dma_fence_chain_find_seqno(struct dma_fence **pfence, uint64_t seqno) in dma_fence_chain_find_seqno() argument
94 if (!seqno) in dma_fence_chain_find_seqno()
98 if (!chain || chain->base.seqno < seqno) in dma_fence_chain_find_seqno()
103 to_dma_fence_chain(*pfence)->prev_seqno < seqno) in dma_fence_chain_find_seqno()
234 uint64_t seqno) in dma_fence_chain_init() argument
245 if (prev_chain && __dma_fence_is_later(seqno, prev->seqno, prev->ops)) { in dma_fence_chain_init()
247 chain->prev_seqno = prev->seqno; in dma_fence_chain_init()
252 seqno = max(prev->seqno, seqno); in dma_fence_chain_init()
256 &chain->lock, context, seqno); in dma_fence_chain_init()
|
| D | st-dma-fence-chain.c | 63 u64 seqno) in mock_chain() argument
72 seqno); in mock_chain()
277 fence->seqno); in find_signaled()
322 fence ? fence->seqno : 0); in find_out_of_order()
359 fence->seqno, in find_gap()
397 int seqno; in __find_race() local
399 seqno = prandom_u32_max(data->fc.chain_length) + 1; in __find_race()
401 err = dma_fence_chain_find_seqno(&fence, seqno); in __find_race()
404 seqno); in __find_race()
415 if (fence->seqno == seqno) { in __find_race()
[all …]
|
| /drivers/gpu/drm/i915/selftests/ |
| D | i915_syncmap.c | 146 static int check_seqno(struct i915_syncmap *leaf, unsigned int idx, u32 seqno) in check_seqno() argument
154 if (__sync_seqno(leaf)[idx] != seqno) { in check_seqno()
156 __func__, idx, __sync_seqno(leaf)[idx], seqno); in check_seqno()
163 static int check_one(struct i915_syncmap **sync, u64 context, u32 seqno) in check_one() argument
167 err = i915_syncmap_set(sync, context, seqno); in check_one()
189 err = check_seqno((*sync), ilog2((*sync)->bitmap), seqno); in check_one()
193 if (!i915_syncmap_is_later(sync, context, seqno)) { in check_one()
195 context, seqno); in check_one()
238 static int check_leaf(struct i915_syncmap **sync, u64 context, u32 seqno) in check_leaf() argument
242 err = i915_syncmap_set(sync, context, seqno); in check_leaf()
[all …]
|
| D | igt_spinner.c | 88 if (!spin->seqno) { in igt_spinner_pin()
93 spin->seqno = memset(vaddr, 0xff, PAGE_SIZE); in igt_spinner_pin()
193 *batch++ = rq->fence.seqno; in igt_spinner_create_request()
234 u32 *seqno = spin->seqno + seqno_offset(rq->fence.context); in hws_seqno() local
236 return READ_ONCE(*seqno); in hws_seqno()
258 if (spin->seqno) { in igt_spinner_fini()
271 rq->fence.seqno), in igt_wait_for_spinner()
274 rq->fence.seqno), in igt_wait_for_spinner()
|
| /drivers/gpu/drm/i915/gt/ |
| D | selftest_timeline.c | 197 u32 seqno; member
209 if (__intel_timeline_sync_is_later(tl, ctx, p->seqno) != p->expected) { in __igt_sync()
211 name, p->name, ctx, p->seqno, yesno(p->expected)); in __igt_sync()
216 ret = __intel_timeline_sync_set(tl, ctx, p->seqno); in __igt_sync()
394 u32 seqno = prandom_u32_state(&prng); in bench_sync() local
396 if (!__intel_timeline_sync_is_later(&tl, id, seqno)) in bench_sync()
397 __intel_timeline_sync_set(&tl, id, seqno); in bench_sync()
494 if (READ_ONCE(*tl->hwsp_seqno) != tl->seqno) { in checked_tl_write()
496 *tl->hwsp_seqno, tl->seqno); in checked_tl_write()
695 u32 seqno[2]; in live_hwsp_wrap() local
[all …]
|
| D | intel_timeline.h | 46 u64 context, u32 seqno) in __intel_timeline_sync_set() argument
48 return i915_syncmap_set(&tl->sync, context, seqno); in __intel_timeline_sync_set()
54 return __intel_timeline_sync_set(tl, fence->context, fence->seqno); in intel_timeline_sync_set()
58 u64 context, u32 seqno) in __intel_timeline_sync_is_later() argument
60 return i915_syncmap_is_later(&tl->sync, context, seqno); in __intel_timeline_sync_is_later()
66 return __intel_timeline_sync_is_later(tl, fence->context, fence->seqno); in intel_timeline_sync_is_later()
74 u32 *seqno);
|
| D | intel_timeline.c | 227 WRITE_ONCE(*hwsp_seqno, tl->seqno); in intel_timeline_reset_seqno()
299 GEM_BUG_ON(tl->seqno & tl->has_initial_breadcrumb); in timeline_advance()
301 return tl->seqno += 1 + tl->has_initial_breadcrumb; in timeline_advance()
306 u32 *seqno) in __intel_timeline_get_seqno() argument
318 *seqno = timeline_advance(tl); in __intel_timeline_get_seqno()
319 GEM_BUG_ON(i915_seqno_passed(*tl->hwsp_seqno, *seqno)); in __intel_timeline_get_seqno()
325 u32 *seqno) in intel_timeline_get_seqno() argument
327 *seqno = timeline_advance(tl); in intel_timeline_get_seqno()
330 if (unlikely(!*seqno && tl->has_initial_breadcrumb)) in intel_timeline_get_seqno()
331 return __intel_timeline_get_seqno(tl, seqno); in intel_timeline_get_seqno()
[all …]
|
| D | intel_breadcrumbs.c | 111 i915_seqno_passed(rq->fence.seqno, in check_signal_order()
112 list_next_entry(rq, signal_link)->fence.seqno)) in check_signal_order()
116 i915_seqno_passed(list_prev_entry(rq, signal_link)->fence.seqno, in check_signal_order()
117 rq->fence.seqno)) in check_signal_order()
385 if (i915_seqno_passed(rq->fence.seqno, it->fence.seqno)) in insert_breadcrumb()
497 rq->fence.context, rq->fence.seqno, in print_signals()
|
| /drivers/gpu/drm/radeon/ |
| D | radeon_trace.h | 127 TP_PROTO(struct drm_device *dev, int ring, u32 seqno),
129 TP_ARGS(dev, ring, seqno),
134 __field(u32, seqno)
140 __entry->seqno = seqno;
144 __entry->dev, __entry->ring, __entry->seqno)
149 TP_PROTO(struct drm_device *dev, int ring, u32 seqno),
151 TP_ARGS(dev, ring, seqno)
156 TP_PROTO(struct drm_device *dev, int ring, u32 seqno),
158 TP_ARGS(dev, ring, seqno)
163 TP_PROTO(struct drm_device *dev, int ring, u32 seqno),
[all …]
|
| /drivers/gpu/drm/vmwgfx/ |
| D | vmwgfx_irq.c | 120 static bool vmw_fifo_idle(struct vmw_private *dev_priv, uint32_t seqno) in vmw_fifo_idle() argument
128 uint32_t seqno = vmw_fence_read(dev_priv); in vmw_update_seqno() local
130 if (dev_priv->last_read_seqno != seqno) { in vmw_update_seqno()
131 dev_priv->last_read_seqno = seqno; in vmw_update_seqno()
137 uint32_t seqno) in vmw_seqno_passed() argument
141 if (likely(dev_priv->last_read_seqno - seqno < VMW_FENCE_WRAP)) in vmw_seqno_passed()
145 if (likely(dev_priv->last_read_seqno - seqno < VMW_FENCE_WRAP)) in vmw_seqno_passed()
148 if (!vmw_has_fences(dev_priv) && vmw_fifo_idle(dev_priv, seqno)) in vmw_seqno_passed()
156 ret = ((atomic_read(&dev_priv->marker_seq) - seqno) in vmw_seqno_passed()
165 uint32_t seqno, in vmw_fallback_wait() argument
[all …]
|
| D | vmwgfx_fence.c | 158 u32 seqno = vmw_fence_read(dev_priv); in vmw_fence_enable_signaling() local
159 if (seqno - fence->base.seqno < VMW_FENCE_WRAP) in vmw_fence_enable_signaling()
350 struct vmw_fence_obj *fence, u32 seqno, in vmw_fence_obj_init() argument
356 fman->ctx, seqno); in vmw_fence_obj_init()
428 fence->base.seqno); in vmw_fence_goal_new_locked()
462 goal_seqno - fence->base.seqno < VMW_FENCE_WRAP)) in vmw_fence_goal_check_locked()
465 vmw_fence_goal_write(fman->dev_priv, fence->base.seqno); in vmw_fence_goal_check_locked()
476 uint32_t seqno, new_seqno; in __vmw_fences_update() local
478 seqno = vmw_fence_read(fman->dev_priv); in __vmw_fences_update()
481 if (seqno - fence->base.seqno < VMW_FENCE_WRAP) { in __vmw_fences_update()
[all …]
|
| /drivers/net/wireless/mediatek/mt76/ |
| D | agg-rx.c | 84 mt76_rx_aggr_release_frames(tid, frames, status->seqno); in mt76_rx_aggr_check_release()
126 u16 seqno; in mt76_rx_aggr_check_ctl() local
135 seqno = IEEE80211_SEQ_TO_SN(le16_to_cpu(bar->start_seq_num)); in mt76_rx_aggr_check_ctl()
142 mt76_rx_aggr_release_frames(tid, frames, seqno); in mt76_rx_aggr_check_ctl()
155 u16 seqno, head, size, idx; in mt76_rx_aggr_reorder() local
188 seqno = status->seqno; in mt76_rx_aggr_reorder()
190 sn_less = ieee80211_sn_less(seqno, head); in mt76_rx_aggr_reorder()
205 if (seqno == head) { in mt76_rx_aggr_reorder()
218 if (!ieee80211_sn_less(seqno, head + size)) { in mt76_rx_aggr_reorder()
219 head = ieee80211_sn_inc(ieee80211_sn_sub(seqno, size)); in mt76_rx_aggr_reorder()
[all …]
|
| /drivers/gpu/drm/i915/ |
| D | i915_syncmap.c | 154 bool i915_syncmap_is_later(struct i915_syncmap **root, u64 id, u32 seqno) in i915_syncmap_is_later() argument
195 return seqno_later(__sync_seqno(p)[idx], seqno); in i915_syncmap_is_later()
214 static inline void __sync_set_seqno(struct i915_syncmap *p, u64 id, u32 seqno) in __sync_set_seqno() argument
219 __sync_seqno(p)[idx] = seqno; in __sync_set_seqno()
230 static noinline int __sync_set(struct i915_syncmap **root, u64 id, u32 seqno) in __sync_set() argument
335 __sync_set_seqno(p, id, seqno); in __sync_set()
353 int i915_syncmap_set(struct i915_syncmap **root, u64 id, u32 seqno) in i915_syncmap_set() argument
362 __sync_set_seqno(p, id, seqno); in i915_syncmap_set()
366 return __sync_set(root, id, seqno); in i915_syncmap_set()
|
| D | i915_request.h | 59 rq__->fence.context, rq__->fence.seqno, \
449 u32 seqno; in hwsp_seqno() local
452 seqno = __hwsp_seqno(rq); in hwsp_seqno()
455 return seqno; in hwsp_seqno()
460 return i915_seqno_passed(__hwsp_seqno(rq), rq->fence.seqno - 1); in __i915_request_has_started()
551 return i915_seqno_passed(__hwsp_seqno(rq), rq->fence.seqno); in __i915_request_is_complete()
573 (u32 *)&rq->fence.seqno); in i915_request_mark_complete()
|
| D | i915_trace.h | 772 __field(u32, seqno)
781 __entry->seqno = rq->fence.seqno;
787 __entry->ctx, __entry->seqno, __entry->flags)
799 __field(u32, seqno)
808 __entry->seqno = rq->fence.seqno;
814 __entry->ctx, __entry->seqno, __entry->tail)
847 __field(u32, seqno)
857 __entry->seqno = rq->fence.seqno;
864 __entry->ctx, __entry->seqno,
877 __field(u32, seqno)
[all …]
|
| /drivers/gpu/drm/msm/ |
| D | msm_gpu_trace.h | 40 __field(u32, seqno)
47 __entry->seqno = submit->seqno;
51 __entry->id, __entry->pid, __entry->ringid, __entry->seqno,
64 __field(u32, seqno)
74 __entry->seqno = submit->seqno;
81 __entry->id, __entry->pid, __entry->ringid, __entry->seqno,
|
| /drivers/gpu/drm/lima/ |
| D | lima_trace.h | 19 __field(unsigned int, seqno)
26 __entry->seqno = task->base.s_fence->finished.seqno;
31 __entry->task_id, __entry->context, __entry->seqno,
|
| /drivers/net/ppp/ |
| D | ppp_deflate.c | 25 int seqno; member
150 state->seqno = 0; in z_comp_init()
170 state->seqno = 0; in z_comp_reset()
213 put_unaligned_be16(state->seqno, wptr); in z_compress()
218 ++state->seqno; in z_compress()
364 state->seqno = 0; in z_decomp_init()
385 state->seqno = 0; in z_decomp_reset()
427 if (seq != (state->seqno & 0xffff)) { in z_decompress()
430 state->unit, seq, state->seqno & 0xffff); in z_decompress()
433 ++state->seqno; in z_decompress()
[all …]
|
| D | bsd_comp.c | 144 unsigned short seqno; /* sequence # of next packet */ member
317 db->seqno = 0; in bsd_reset()
645 *wptr++ = db->seqno >> 8; in bsd_compress()
646 *wptr++ = db->seqno; in bsd_compress()
745 ++db->seqno; in bsd_compress()
875 if (seq != db->seqno) in bsd_decompress()
880 db->unit, seq, db->seqno - 1); in bsd_decompress()
885 ++db->seqno; in bsd_decompress()
958 max_ent, explen, db->seqno); in bsd_decompress()
1122 db->unit, db->seqno - 1); in bsd_decompress()
|
| /drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_trace.h | 171 __field(unsigned int, seqno)
181 __entry->seqno = job->base.s_fence->finished.seqno;
187 __entry->seqno, __get_str(ring), __entry->num_ibs)
197 __field(unsigned int, seqno)
206 __entry->seqno = job->base.s_fence->finished.seqno;
212 __entry->seqno, __get_str(ring), __entry->num_ibs)
524 __field(unsigned, seqno)
532 __entry->seqno = fence->seqno;
537 __entry->seqno)
|
| /drivers/gpu/drm/scheduler/ |
| D | gpu_scheduler_trace.h | 110 __field(unsigned, seqno)
118 __entry->seqno = fence->seqno;
123 __entry->seqno)
|