Home
last modified time | relevance | path

Searched refs:source_port (Results 1 – 15 of 15) sorted by relevance

/drivers/net/ethernet/mellanox/mlx5/core/
Drdma.c71 misc_parameters.source_port); in mlx5_rdma_enable_roce_steering()
83 MLX5_SET(fte_match_set_misc, misc, source_port, in mlx5_rdma_enable_roce_steering()
87 MLX5_SET_TO_ONES(fte_match_set_misc, misc, source_port); in mlx5_rdma_enable_roce_steering()
Deswitch_offloads_termtbl.c207 misc_parameters.source_port); in mlx5_eswitch_offload_is_uplink_port()
209 misc_parameters.source_port); in mlx5_eswitch_offload_is_uplink_port()
Deswitch_offloads.c145 MLX5_SET(fte_match_set_misc, misc, source_port, vport); in mlx5_eswitch_set_rule_source_port()
153 MLX5_SET_TO_ONES(fte_match_set_misc, misc, source_port); in mlx5_eswitch_set_rule_source_port()
944 MLX5_SET(fte_match_set_misc, misc, source_port, from_esw->manager_vport); in mlx5_eswitch_add_send_to_vport_rule()
951 MLX5_SET_TO_ONES(fte_match_set_misc, misc, source_port); in mlx5_eswitch_add_send_to_vport_rule()
1138 MLX5_SET_TO_ONES(fte_match_set_misc, misc, source_port); in peer_miss_rules_setup()
1165 MLX5_SET(fte_match_set_misc, misc, source_port, vport); in esw_set_peer_miss_rule_source_port()
1216 MLX5_SET(fte_match_set_misc, misc, source_port, MLX5_VPORT_ECPF); in esw_add_fdb_peer_miss_rules()
1422 misc_parameters.source_port); in esw_set_flow_group_source_port()
1677 MLX5_SET_TO_ONES(fte_match_param, match_criteria, misc_parameters.source_port); in esw_create_offloads_fdb_tables()
1947 MLX5_SET(fte_match_set_misc, misc, source_port, vport); in mlx5_eswitch_create_vport_rx_rule()
[all …]
Deswitch.c226 MLX5_SET(fte_match_set_misc, mv_misc, source_port, MLX5_VPORT_UPLINK); in __esw_fdb_set_vport_rule()
227 MLX5_SET_TO_ONES(fte_match_set_misc, mc_misc, source_port); in __esw_fdb_set_vport_rule()
/drivers/net/ethernet/mellanox/mlx5/core/esw/
Dlegacy.c148 MLX5_SET_TO_ONES(fte_match_param, match_criteria, misc_parameters.source_port); in esw_create_legacy_fdb_table()
274 MLX5_SET(fte_match_set_misc, misc, source_port, MLX5_VPORT_UPLINK); in _mlx5_eswitch_set_vepa_locked()
277 MLX5_SET_TO_ONES(fte_match_set_misc, misc, source_port); in _mlx5_eswitch_set_vepa_locked()
/drivers/net/ethernet/mellanox/mlx5/core/diag/
Dfs_tracepoint.c172 PRINT_MASKED_VAL_MISC(u16, source_port, source_port, p, "%u"); in print_misc_parameters_hdrs()
/drivers/net/ethernet/mellanox/mlx5/core/steering/
Ddr_ste_v0.c851 DR_STE_SET_TAG(eth_l3_ipv4_5_tuple, tag, source_port, spec, tcp_sport); in dr_ste_v0_build_eth_l3_ipv4_5_tuple_tag()
852 DR_STE_SET_TAG(eth_l3_ipv4_5_tuple, tag, source_port, spec, udp_sport); in dr_ste_v0_build_eth_l3_ipv4_5_tuple_tag()
1635 DR_STE_SET_ONES(src_gvmi_qp, bit_mask, source_gvmi, misc_mask, source_port); in dr_ste_v0_build_src_gvmi_qpn_bit_mask()
1671 vport_cap = mlx5dr_get_vport_cap(caps, misc->source_port); in dr_ste_v0_build_src_gvmi_qpn_tag()
1674 misc->source_port); in dr_ste_v0_build_src_gvmi_qpn_tag()
1681 misc->source_port = 0; in dr_ste_v0_build_src_gvmi_qpn_tag()
Ddr_matcher.c297 return (misc->source_sqn || misc->source_port); in dr_mask_is_gvmi_or_qpn_set()
424 rx && mask.misc.source_port) { in dr_matcher_set_ste_builders()
425 mask.misc.source_port = 0; in dr_matcher_set_ste_builders()
Ddr_ste.c634 if (mask->misc.source_port && mask->misc.source_port != 0xffff) { in mlx5dr_ste_build_pre_check()
710 spec->source_port = MLX5_GET(fte_match_set_misc, mask, source_port); in dr_ste_copy_mask_misc()
Ddr_ste_v1.c1045 DR_STE_SET_TAG(eth_l3_ipv4_5_tuple_v1, tag, source_port, spec, tcp_sport); in dr_ste_v1_build_eth_l3_ipv4_5_tuple_tag()
1046 DR_STE_SET_TAG(eth_l3_ipv4_5_tuple_v1, tag, source_port, spec, udp_sport); in dr_ste_v1_build_eth_l3_ipv4_5_tuple_tag()
1767 DR_STE_SET_ONES(src_gvmi_qp_v1, bit_mask, source_gvmi, misc_mask, source_port); in dr_ste_v1_build_src_gvmi_qpn_bit_mask()
1802 vport_cap = mlx5dr_get_vport_cap(caps, misc->source_port); in dr_ste_v1_build_src_gvmi_qpn_tag()
1805 misc->source_port); in dr_ste_v1_build_src_gvmi_qpn_tag()
1812 misc->source_port = 0; in dr_ste_v1_build_src_gvmi_qpn_tag()
Ddr_rule.c1044 if (mask->misc.source_port) { in dr_rule_skip()
1045 if (rx && value->misc.source_port != MLX5_VPORT_UPLINK) in dr_rule_skip()
1048 if (!rx && value->misc.source_port == MLX5_VPORT_UPLINK) in dr_rule_skip()
Dmlx5_ifc_dr_ste_v1.h260 u8 source_port[0x10]; member
Dmlx5_ifc_dr.h243 u8 source_port[0x10]; member
Ddr_types.h601 u32 source_port:16; member
/drivers/infiniband/hw/mlx5/
Dfs.c893 MLX5_SET(fte_match_set_misc, misc, source_port, rep->vport); in mlx5_ib_set_rule_source_port()
898 MLX5_SET_TO_ONES(fte_match_set_misc, misc, source_port); in mlx5_ib_set_rule_source_port()