| /drivers/net/ethernet/google/gve/ |
| D | gve_tx_dqo.c | 16 static bool gve_has_pending_packet(struct gve_tx_ring *tx) in gve_has_pending_packet() argument
19 if (tx->dqo_tx.free_pending_packets != -1) in gve_has_pending_packet()
23 if (atomic_read_acquire(&tx->dqo_compl.free_pending_packets) != -1) in gve_has_pending_packet()
30 gve_alloc_pending_packet(struct gve_tx_ring *tx) in gve_alloc_pending_packet() argument
35 index = tx->dqo_tx.free_pending_packets; in gve_alloc_pending_packet()
41 tx->dqo_tx.free_pending_packets = in gve_alloc_pending_packet()
42 atomic_xchg(&tx->dqo_compl.free_pending_packets, -1); in gve_alloc_pending_packet()
43 index = tx->dqo_tx.free_pending_packets; in gve_alloc_pending_packet()
49 pending_packet = &tx->dqo.pending_packets[index]; in gve_alloc_pending_packet()
52 tx->dqo_tx.free_pending_packets = pending_packet->next; in gve_alloc_pending_packet()
[all …]
|
| D | gve_tx.c | 135 static int gve_clean_tx_done(struct gve_priv *priv, struct gve_tx_ring *tx,
140 struct gve_tx_ring *tx = &priv->tx[idx]; in gve_tx_free_ring() local
146 slots = tx->mask + 1; in gve_tx_free_ring()
147 gve_clean_tx_done(priv, tx, tx->req, false); in gve_tx_free_ring()
148 netdev_tx_reset_queue(tx->netdev_txq); in gve_tx_free_ring()
150 dma_free_coherent(hdev, sizeof(*tx->q_resources), in gve_tx_free_ring()
151 tx->q_resources, tx->q_resources_bus); in gve_tx_free_ring()
152 tx->q_resources = NULL; in gve_tx_free_ring()
154 if (!tx->raw_addressing) { in gve_tx_free_ring()
155 gve_tx_fifo_release(priv, &tx->tx_fifo); in gve_tx_free_ring()
[all …]
|
| /drivers/media/i2c/adv748x/ |
| D | adv748x-csi2.c | 17 int adv748x_csi2_set_virtual_channel(struct adv748x_csi2 *tx, unsigned int vc) in adv748x_csi2_set_virtual_channel() argument
19 return tx_write(tx, ADV748X_CSI_VC_REF, vc << ADV748X_CSI_VC_REF_SHIFT); in adv748x_csi2_set_virtual_channel()
34 static int adv748x_csi2_register_link(struct adv748x_csi2 *tx, in adv748x_csi2_register_link() argument
49 &tx->sd.entity, ADV748X_CSI2_SINK, in adv748x_csi2_register_link()
55 tx->src = src; in adv748x_csi2_register_link()
70 struct adv748x_csi2 *tx = adv748x_sd_to_csi2(sd); in adv748x_csi2_registered() local
71 struct adv748x_state *state = tx->state; in adv748x_csi2_registered()
74 adv_dbg(state, "Registered %s (%s)", is_txa(tx) ? "TXA":"TXB", in adv748x_csi2_registered()
84 ret = adv748x_csi2_register_link(tx, sd->v4l2_dev, in adv748x_csi2_registered()
87 is_txb(tx)); in adv748x_csi2_registered()
[all …]
|
| /drivers/firmware/tegra/ |
| D | ivc.c | 62 } tx; member
97 u32 tx = READ_ONCE(header->tx.count); in tegra_ivc_empty() local
110 if (tx - rx > ivc->num_frames) in tegra_ivc_empty()
113 return tx == rx; in tegra_ivc_empty()
119 u32 tx = READ_ONCE(header->tx.count); in tegra_ivc_full() local
126 return tx - rx >= ivc->num_frames; in tegra_ivc_full()
132 u32 tx = READ_ONCE(header->tx.count); in tegra_ivc_available() local
141 return tx - rx; in tegra_ivc_available()
146 WRITE_ONCE(ivc->tx.channel->tx.count, in tegra_ivc_advance_tx()
147 READ_ONCE(ivc->tx.channel->tx.count) + 1); in tegra_ivc_advance_tx()
[all …]
|
| /drivers/fpga/ |
| D | machxo2-spi.c | 69 struct spi_transfer rx, tx; in get_status() local
74 memset(&tx, 0, sizeof(tx)); in get_status()
75 tx.tx_buf = cmd; in get_status()
76 tx.len = sizeof(cmd); in get_status()
80 spi_message_add_tail(&tx, &msg); in get_status()
139 struct spi_transfer tx[2]; in machxo2_cleanup() local
144 memset(tx, 0, sizeof(tx)); in machxo2_cleanup()
146 tx[0].tx_buf = &erase; in machxo2_cleanup()
147 tx[0].len = sizeof(erase); in machxo2_cleanup()
148 spi_message_add_tail(&tx[0], &msg); in machxo2_cleanup()
[all …]
|
| /drivers/infiniband/hw/hfi1/ |
| D | sdma.h | 440 struct sdma_txreq *tx,
499 struct sdma_txreq *tx, in sdma_txinit_ahg() argument
512 tx->desc_limit = ARRAY_SIZE(tx->descs); in sdma_txinit_ahg()
513 tx->descp = &tx->descs[0]; in sdma_txinit_ahg()
514 INIT_LIST_HEAD(&tx->list); in sdma_txinit_ahg()
515 tx->num_desc = 0; in sdma_txinit_ahg()
516 tx->flags = flags; in sdma_txinit_ahg()
517 tx->complete = cb; in sdma_txinit_ahg()
518 tx->coalesce_buf = NULL; in sdma_txinit_ahg()
519 tx->wait = NULL; in sdma_txinit_ahg()
[all …]
|
| D | vnic_sdma.c | 41 struct vnic_txreq *tx = container_of(txreq, struct vnic_txreq, txreq); in vnic_sdma_complete() local
42 struct hfi1_vnic_sdma *vnic_sdma = tx->sdma; in vnic_sdma_complete()
45 dev_kfree_skb_any(tx->skb); in vnic_sdma_complete()
46 kmem_cache_free(vnic_sdma->dd->vnic.txreq_cache, tx); in vnic_sdma_complete()
50 struct vnic_txreq *tx) in build_vnic_ulp_payload() argument
56 &tx->txreq, in build_vnic_ulp_payload()
57 tx->skb->data, in build_vnic_ulp_payload()
58 skb_headlen(tx->skb)); in build_vnic_ulp_payload()
62 for (i = 0; i < skb_shinfo(tx->skb)->nr_frags; i++) { in build_vnic_ulp_payload()
63 skb_frag_t *frag = &skb_shinfo(tx->skb)->frags[i]; in build_vnic_ulp_payload()
[all …]
|
| D | verbs_txreq.h | 38 struct verbs_txreq *tx; in get_txreq() local
41 tx = kmem_cache_alloc(dev->verbs_txreq_cache, VERBS_TXREQ_GFP); in get_txreq()
42 if (unlikely(!tx)) { in get_txreq()
44 tx = __get_txreq(dev, qp); in get_txreq()
45 if (!tx) in get_txreq()
46 return tx; in get_txreq()
48 tx->qp = qp; in get_txreq()
49 tx->mr = NULL; in get_txreq()
50 tx->sde = priv->s_sde; in get_txreq()
51 tx->psc = priv->s_sendcontext; in get_txreq()
[all …]
|
| D | ipoib_tx.c | 126 static void hfi1_ipoib_free_tx(struct ipoib_txreq *tx, int budget) in hfi1_ipoib_free_tx() argument
128 struct hfi1_ipoib_dev_priv *priv = tx->priv; in hfi1_ipoib_free_tx()
130 if (likely(!tx->sdma_status)) { in hfi1_ipoib_free_tx()
131 dev_sw_netstats_tx_add(priv->netdev, 1, tx->skb->len); in hfi1_ipoib_free_tx()
136 __func__, tx->sdma_status, in hfi1_ipoib_free_tx()
137 le64_to_cpu(tx->sdma_hdr.pbc), tx->txq->q_idx, in hfi1_ipoib_free_tx()
138 tx->txq->sde->this_idx); in hfi1_ipoib_free_tx()
141 napi_consume_skb(tx->skb, budget); in hfi1_ipoib_free_tx()
142 sdma_txclean(priv->dd, &tx->txreq); in hfi1_ipoib_free_tx()
143 kmem_cache_free(priv->txreq_cache, tx); in hfi1_ipoib_free_tx()
[all …]
|
| /drivers/net/wireless/ti/wl18xx/ |
| D | debugfs.c | 45 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_prepared_descs, "%u");
46 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_cmplt, "%u");
47 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_template_prepared, "%u");
48 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_data_prepared, "%u");
49 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_template_programmed, "%u");
50 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_data_programmed, "%u");
51 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_burst_programmed, "%u");
52 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_starts, "%u");
53 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_stop, "%u");
54 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_start_templates, "%u");
[all …]
|
| /drivers/net/ethernet/microchip/ |
| D | lan743x_main.c | 167 struct lan743x_tx *tx = context; in lan743x_tx_isr() local
168 struct lan743x_adapter *adapter = tx->adapter; in lan743x_tx_isr()
174 INT_BIT_DMA_TX_(tx->channel_number)); in lan743x_tx_isr()
177 if (int_sts & INT_BIT_DMA_TX_(tx->channel_number)) { in lan743x_tx_isr()
178 u32 ioc_bit = DMAC_INT_BIT_TX_IOC_(tx->channel_number); in lan743x_tx_isr()
195 napi_schedule(&tx->napi); in lan743x_tx_isr()
203 INT_BIT_DMA_TX_(tx->channel_number)); in lan743x_tx_isr()
270 lan743x_tx_isr(&adapter->tx[channel], in lan743x_intr_shared_isr()
614 &adapter->tx[index]); in lan743x_intr_open()
1250 static void lan743x_tx_release_desc(struct lan743x_tx *tx, in lan743x_tx_release_desc() argument
[all …]
|
| /drivers/spi/ |
| D | spi-dln2.c | 107 } tx; in dln2_spi_enable() local
108 unsigned len = sizeof(tx); in dln2_spi_enable()
110 tx.port = dln2->port; in dln2_spi_enable()
114 len -= sizeof(tx.wait_for_completion); in dln2_spi_enable()
116 tx.wait_for_completion = DLN2_TRANSFERS_WAIT_COMPLETE; in dln2_spi_enable()
120 return dln2_transfer_tx(dln2->pdev, cmd, &tx, len); in dln2_spi_enable()
136 } tx; in dln2_spi_cs_set() local
138 tx.port = dln2->port; in dln2_spi_cs_set()
145 tx.cs = ~cs_mask; in dln2_spi_cs_set()
147 return dln2_transfer_tx(dln2->pdev, DLN2_SPI_SET_SS, &tx, sizeof(tx)); in dln2_spi_cs_set()
[all …]
|
| /drivers/clk/mediatek/ |
| D | clk-apmixed.c | 32 struct mtk_ref2usb_tx *tx = to_mtk_ref2usb_tx(hw); in mtk_ref2usb_tx_is_prepared() local
34 return (readl(tx->base_addr) & REF2USB_EN_MASK) == REF2USB_EN_MASK; in mtk_ref2usb_tx_is_prepared()
39 struct mtk_ref2usb_tx *tx = to_mtk_ref2usb_tx(hw); in mtk_ref2usb_tx_prepare() local
42 val = readl(tx->base_addr); in mtk_ref2usb_tx_prepare()
45 writel(val, tx->base_addr); in mtk_ref2usb_tx_prepare()
49 writel(val, tx->base_addr); in mtk_ref2usb_tx_prepare()
52 writel(val, tx->base_addr); in mtk_ref2usb_tx_prepare()
59 struct mtk_ref2usb_tx *tx = to_mtk_ref2usb_tx(hw); in mtk_ref2usb_tx_unprepare() local
62 val = readl(tx->base_addr); in mtk_ref2usb_tx_unprepare()
64 writel(val, tx->base_addr); in mtk_ref2usb_tx_unprepare()
[all …]
|
| /drivers/net/ethernet/intel/ice/ |
| D | ice_ptp.c | 1173 struct ice_ptp_tx *tx; in ice_ptp_tx_tstamp_work() local
1178 tx = container_of(work, struct ice_ptp_tx, work); in ice_ptp_tx_tstamp_work()
1179 if (!tx->init) in ice_ptp_tx_tstamp_work()
1182 ptp_port = container_of(tx, struct ice_ptp_port, tx); in ice_ptp_tx_tstamp_work()
1186 for_each_set_bit(idx, tx->in_use, tx->len) { in ice_ptp_tx_tstamp_work()
1188 u8 phy_idx = idx + tx->quad_offset; in ice_ptp_tx_tstamp_work()
1193 err = ice_read_phy_tstamp(hw, tx->quad, phy_idx, in ice_ptp_tx_tstamp_work()
1200 raw_tstamp == tx->tstamps[idx].cached_tstamp) in ice_ptp_tx_tstamp_work()
1206 spin_lock(&tx->lock); in ice_ptp_tx_tstamp_work()
1207 tx->tstamps[idx].cached_tstamp = raw_tstamp; in ice_ptp_tx_tstamp_work()
[all …]
|
| /drivers/staging/gdm724x/ |
| D | gdm_usb.c | 149 static struct usb_tx_sdu *get_tx_sdu_struct(struct tx_cxt *tx, int *no_spc) in get_tx_sdu_struct() argument
153 if (list_empty(&tx->free_list)) in get_tx_sdu_struct()
156 t_sdu = list_entry(tx->free_list.next, struct usb_tx_sdu, list); in get_tx_sdu_struct()
159 tx->avail_count--; in get_tx_sdu_struct()
161 *no_spc = list_empty(&tx->free_list) ? 1 : 0; in get_tx_sdu_struct()
166 static void put_tx_struct(struct tx_cxt *tx, struct usb_tx_sdu *t_sdu) in put_tx_struct() argument
168 list_add_tail(&t_sdu->list, &tx->free_list); in put_tx_struct()
169 tx->avail_count++; in put_tx_struct()
251 struct tx_cxt *tx = &udev->tx; in release_usb() local
257 spin_lock_irqsave(&tx->lock, flags); in release_usb()
[all …]
|
| /drivers/net/ethernet/microchip/sparx5/ |
| D | sparx5_fdma.c | 97 static void sparx5_fdma_tx_add_dcb(struct sparx5_tx *tx, in sparx5_fdma_tx_add_dcb() argument
159 static void sparx5_fdma_tx_activate(struct sparx5 *sparx5, struct sparx5_tx *tx) in sparx5_fdma_tx_activate() argument
162 spx5_wr(((u64)tx->dma) & GENMASK(31, 0), sparx5, in sparx5_fdma_tx_activate()
163 FDMA_DCB_LLP(tx->channel_id)); in sparx5_fdma_tx_activate()
164 spx5_wr(((u64)tx->dma) >> 32, sparx5, FDMA_DCB_LLP1(tx->channel_id)); in sparx5_fdma_tx_activate()
170 sparx5, FDMA_CH_CFG(tx->channel_id)); in sparx5_fdma_tx_activate()
177 spx5_wr(BIT(tx->channel_id), sparx5, FDMA_CH_ACTIVATE); in sparx5_fdma_tx_activate()
180 static void sparx5_fdma_tx_deactivate(struct sparx5 *sparx5, struct sparx5_tx *tx) in sparx5_fdma_tx_deactivate() argument
183 spx5_rmw(0, BIT(tx->channel_id) & FDMA_CH_ACTIVATE_CH_ACTIVATE, in sparx5_fdma_tx_deactivate()
193 static void sparx5_fdma_tx_reload(struct sparx5 *sparx5, struct sparx5_tx *tx) in sparx5_fdma_tx_reload() argument
[all …]
|
| /drivers/staging/iio/meter/ |
| D | ade7854-spi.c | 26 .tx_buf = st->tx, in ade7854_spi_write_reg()
32 st->tx[0] = ADE7854_WRITE_REG; in ade7854_spi_write_reg()
33 st->tx[1] = (reg_address >> 8) & 0xFF; in ade7854_spi_write_reg()
34 st->tx[2] = reg_address & 0xFF; in ade7854_spi_write_reg()
37 st->tx[3] = val & 0xFF; in ade7854_spi_write_reg()
41 st->tx[3] = (val >> 8) & 0xFF; in ade7854_spi_write_reg()
42 st->tx[4] = val & 0xFF; in ade7854_spi_write_reg()
46 st->tx[3] = (val >> 16) & 0xFF; in ade7854_spi_write_reg()
47 st->tx[4] = (val >> 8) & 0xFF; in ade7854_spi_write_reg()
48 st->tx[5] = val & 0xFF; in ade7854_spi_write_reg()
[all …]
|
| D | ade7854-i2c.c | 28 st->tx[0] = (reg_address >> 8) & 0xFF; in ade7854_i2c_write_reg()
29 st->tx[1] = reg_address & 0xFF; in ade7854_i2c_write_reg()
33 st->tx[2] = val & 0xFF; in ade7854_i2c_write_reg()
37 st->tx[2] = (val >> 8) & 0xFF; in ade7854_i2c_write_reg()
38 st->tx[3] = val & 0xFF; in ade7854_i2c_write_reg()
42 st->tx[2] = (val >> 16) & 0xFF; in ade7854_i2c_write_reg()
43 st->tx[3] = (val >> 8) & 0xFF; in ade7854_i2c_write_reg()
44 st->tx[4] = val & 0xFF; in ade7854_i2c_write_reg()
48 st->tx[2] = (val >> 24) & 0xFF; in ade7854_i2c_write_reg()
49 st->tx[3] = (val >> 16) & 0xFF; in ade7854_i2c_write_reg()
[all …]
|
| /drivers/iio/gyro/ |
| D | adxrs450.c | 76 __be32 tx ____cacheline_aligned;
93 u32 tx; in adxrs450_spi_read_reg_16() local
97 .tx_buf = &st->tx, in adxrs450_spi_read_reg_16()
99 .len = sizeof(st->tx), in adxrs450_spi_read_reg_16()
109 tx = ADXRS450_READ_DATA | (reg_address << 17); in adxrs450_spi_read_reg_16()
111 if (!(hweight32(tx) & 1)) in adxrs450_spi_read_reg_16()
112 tx |= ADXRS450_P; in adxrs450_spi_read_reg_16()
114 st->tx = cpu_to_be32(tx); in adxrs450_spi_read_reg_16()
141 u32 tx; in adxrs450_spi_write_reg_16() local
145 tx = ADXRS450_WRITE_DATA | (reg_address << 17) | (val << 1); in adxrs450_spi_write_reg_16()
[all …]
|
| /drivers/net/ethernet/brocade/bna/ |
| D | bna_tx_rx.c | 2758 #define call_tx_stop_cbfn(tx) \ argument
2760 if ((tx)->stop_cbfn) { \
2763 cbfn = (tx)->stop_cbfn; \
2764 cbarg = (tx)->stop_cbarg; \
2765 (tx)->stop_cbfn = NULL; \
2766 (tx)->stop_cbarg = NULL; \
2767 cbfn(cbarg, (tx)); \
2771 static void bna_tx_mod_cb_tx_stopped(void *tx_mod, struct bna_tx *tx);
2772 static void bna_bfi_tx_enet_start(struct bna_tx *tx);
2773 static void bna_tx_enet_stop(struct bna_tx *tx);
[all …]
|
| /drivers/i2c/busses/ |
| D | i2c-dln2.c | 58 } tx; in dln2_i2c_enable() local
60 tx.port = dln2->port; in dln2_i2c_enable()
67 return dln2_transfer_tx(dln2->pdev, cmd, &tx, sizeof(tx)); in dln2_i2c_enable()
81 } __packed *tx = dln2->buf; in dln2_i2c_write() local
84 BUILD_BUG_ON(sizeof(*tx) > DLN2_I2C_BUF_SIZE); in dln2_i2c_write()
86 tx->port = dln2->port; in dln2_i2c_write()
87 tx->addr = addr; in dln2_i2c_write()
88 tx->mem_addr_len = 0; in dln2_i2c_write()
89 tx->mem_addr = 0; in dln2_i2c_write()
90 tx->buf_len = cpu_to_le16(data_len); in dln2_i2c_write()
[all …]
|
| /drivers/atm/ |
| D | eni.c | 183 if (eni_dev->tx[i].send) in dump()
185 eni_dev->tx[i].send,eni_dev->tx[i].words*4); in dump()
1032 struct eni_tx *tx; in do_tx() local
1047 tx = eni_vcc->tx; in do_tx()
1048 NULLCHECK(tx); in do_tx()
1087 if (!NEPMOK(tx->tx_pos,size+TX_GAP, in do_tx()
1088 eni_in(MID_TX_RDPTR(tx->index)),tx->words)) { in do_tx()
1105 DPRINTK("dma_wr is %d, tx_pos is %ld\n",dma_wr,tx->tx_pos); in do_tx()
1120 eni_dev->dma[j++] = (((tx->tx_pos+TX_DESCR_SIZE) & (tx->words-1)) << in do_tx()
1121 MID_DMA_COUNT_SHIFT) | (tx->index << MID_DMA_CHAN_SHIFT) | in do_tx()
[all …]
|
| /drivers/dma/ |
| D | dmaengine.h | 29 static inline dma_cookie_t dma_cookie_assign(struct dma_async_tx_descriptor *tx) in dma_cookie_assign() argument
31 struct dma_chan *chan = tx->chan; in dma_cookie_assign()
37 tx->cookie = chan->cookie = cookie; in dma_cookie_assign()
52 static inline void dma_cookie_complete(struct dma_async_tx_descriptor *tx) in dma_cookie_complete() argument
54 BUG_ON(tx->cookie < DMA_MIN_COOKIE); in dma_cookie_complete()
55 tx->chan->completed_cookie = tx->cookie; in dma_cookie_complete()
56 tx->cookie = 0; in dma_cookie_complete()
114 dmaengine_desc_get_callback(struct dma_async_tx_descriptor *tx, in dmaengine_desc_get_callback() argument
117 cb->callback = tx->callback; in dmaengine_desc_get_callback()
118 cb->callback_result = tx->callback_result; in dmaengine_desc_get_callback()
[all …]
|
| /drivers/usb/musb/ |
| D | cppi_dma.c | 98 static void cppi_reset_tx(struct cppi_tx_stateram __iomem *tx, u32 ptr) in cppi_reset_tx() argument
100 musb_writel(&tx->tx_head, 0, 0); in cppi_reset_tx()
101 musb_writel(&tx->tx_buf, 0, 0); in cppi_reset_tx()
102 musb_writel(&tx->tx_current, 0, 0); in cppi_reset_tx()
103 musb_writel(&tx->tx_buf_current, 0, 0); in cppi_reset_tx()
104 musb_writel(&tx->tx_info, 0, 0); in cppi_reset_tx()
105 musb_writel(&tx->tx_rem_len, 0, 0); in cppi_reset_tx()
107 musb_writel(&tx->tx_complete, 0, ptr); in cppi_reset_tx()
161 for (i = 0; i < ARRAY_SIZE(controller->tx); i++) { in cppi_controller_start()
162 controller->tx[i].transmit = true; in cppi_controller_start()
[all …]
|
| /drivers/net/wireless/ath/ath9k/ |
| D | htc_drv_txrx.c | 58 spin_lock_bh(&priv->tx.tx_lock); in ath9k_htc_check_stop_queues()
59 priv->tx.queued_cnt++; in ath9k_htc_check_stop_queues()
60 if ((priv->tx.queued_cnt >= ATH9K_HTC_TX_THRESHOLD) && in ath9k_htc_check_stop_queues()
61 !(priv->tx.flags & ATH9K_HTC_OP_TX_QUEUES_STOP)) { in ath9k_htc_check_stop_queues()
62 priv->tx.flags |= ATH9K_HTC_OP_TX_QUEUES_STOP; in ath9k_htc_check_stop_queues()
65 spin_unlock_bh(&priv->tx.tx_lock); in ath9k_htc_check_stop_queues()
70 spin_lock_bh(&priv->tx.tx_lock); in ath9k_htc_check_wake_queues()
71 if ((priv->tx.queued_cnt < ATH9K_HTC_TX_THRESHOLD) && in ath9k_htc_check_wake_queues()
72 (priv->tx.flags & ATH9K_HTC_OP_TX_QUEUES_STOP)) { in ath9k_htc_check_wake_queues()
73 priv->tx.flags &= ~ATH9K_HTC_OP_TX_QUEUES_STOP; in ath9k_htc_check_wake_queues()
[all …]
|