Home
last modified time | relevance | path

Searched refs:vcpi (Results 1 – 15 of 15) sorted by relevance

/drivers/gpu/drm/
Ddrm_dp_mst_topology.c352 buf[idx] = (req->u.allocate_payload.vcpi & 0x7f); in drm_dp_encode_sideband_req()
372 buf[idx] = (req->u.query_payload.vcpi & 0x7f); in drm_dp_encode_sideband_req()
477 a->vcpi = buf[idx] & 0x7f; in drm_dp_decode_sideband_req()
492 req->u.query_payload.vcpi = buf[idx] & 0x7f; in drm_dp_decode_sideband_req()
621 req->u.allocate_payload.vcpi, req->u.allocate_payload.pbn, in drm_dp_dump_sideband_msg_req_body()
629 req->u.query_payload.vcpi); in drm_dp_dump_sideband_msg_req_body()
938 repmsg->u.allocate_payload.vcpi = raw->msg[idx]; in drm_dp_sideband_parse_allocate_payload_ack()
1185 u8 vcpi, uint16_t pbn, in build_allocate_payload() argument
1194 req.u.allocate_payload.vcpi = vcpi; in build_allocate_payload()
1238 struct drm_dp_vcpi *vcpi) in drm_dp_mst_assign_payload_id() argument
[all …]
/drivers/gpu/drm/nouveau/nvkm/engine/disp/
Dsorgp100.c43 .vcpi = gf119_sor_dp_vcpi,
74 .vcpi = gf119_sor_dp_vcpi,
Dsortu102.c83 .vcpi = tu102_sor_dp_vcpi,
114 .vcpi = tu102_sor_dp_vcpi,
Dsorga102.c94 .vcpi = tu102_sor_dp_vcpi,
125 .vcpi = tu102_sor_dp_vcpi,
Dsorgm200.c110 .vcpi = gf119_sor_dp_vcpi,
141 .vcpi = gf119_sor_dp_vcpi,
Dsorgk104.c38 .vcpi = gf119_sor_dp_vcpi,
Dsorgm107.c52 .vcpi = gf119_sor_dp_vcpi,
Drootnv50.c257 if (!outp->ior->func->dp.vcpi) in nv50_disp_root_mthd_()
259 outp->ior->func->dp.vcpi(outp->ior, hidx, in nv50_disp_root_mthd_()
Dsorgf119.c172 .vcpi = gf119_sor_dp_vcpi,
Dior.h79 void (*vcpi)(struct nvkm_ior *, int head, u8 slot, member
/drivers/gpu/drm/nouveau/dispnv50/
Ddisp.c990 int vcpi = mstc->port->vcpi.vcpi, i; in nv50_msto_payload() local
994 NV_ATOMIC(drm, "%s: vcpi %d\n", msto->encoder.name, vcpi); in nv50_msto_payload()
998 mstm->outp->base.base.name, i, payload->vcpi, in nv50_msto_payload()
1004 if (payload->vcpi == vcpi) in nv50_msto_payload()
1037 struct nv50_disp_sor_dp_mst_vcpi_v0 vcpi; in nv50_msto_prepare() member
1049 if (mstc->port->vcpi.vcpi > 0) { in nv50_msto_prepare()
1052 args.vcpi.start_slot = payload->start_slot; in nv50_msto_prepare()
1053 args.vcpi.num_slots = payload->num_slots; in nv50_msto_prepare()
1054 args.vcpi.pbn = mstc->port->vcpi.pbn; in nv50_msto_prepare()
1055 args.vcpi.aligned_pbn = mstc->port->vcpi.aligned_pbn; in nv50_msto_prepare()
[all …]
/drivers/gpu/drm/selftests/
Dtest-drm_dp_mst_helper.c206 in.u.allocate_payload.vcpi = 0x7f; in igt_dp_mst_sideband_msg_req_decode()
214 in.u.query_payload.vcpi = 0x7f; in igt_dp_mst_sideband_msg_req_decode()
/drivers/gpu/drm/amd/display/amdgpu_dm/
Damdgpu_dm_helpers.c160 sa->vcp_id = mst_mgr->proposed_vcpis[i]->vcpi; in get_payload_table()
Damdgpu_dm.c7312 int vcpi, pbn_div, pbn = 0; in dm_update_mst_vcpi_slots_for_dsc() local
7359 vcpi = drm_dp_mst_atomic_enable_dsc(state, in dm_update_mst_vcpi_slots_for_dsc()
7363 if (vcpi < 0) in dm_update_mst_vcpi_slots_for_dsc()
7364 return vcpi; in dm_update_mst_vcpi_slots_for_dsc()
7367 dm_conn_state->vcpi_slots = vcpi; in dm_update_mst_vcpi_slots_for_dsc()
/drivers/gpu/drm/i915/display/
Dintel_hdcp.c33 return connector->port ? connector->port->vcpi.vcpi : 0; in intel_conn_to_vcpi()