/drivers/gpu/drm/radeon/ |
D | btc_dpm.c | 1308 u16 *vddc, u16 *vddci) in btc_apply_voltage_delta_rules() argument 1313 if ((0 == *vddc) || (0 == *vddci)) in btc_apply_voltage_delta_rules() 1316 if (*vddc > *vddci) { in btc_apply_voltage_delta_rules() 1317 if ((*vddc - *vddci) > rdev->pm.dpm.dyn_state.vddc_vddci_delta) { in btc_apply_voltage_delta_rules() 1320 *vddci = (new_voltage < max_vddci) ? new_voltage : max_vddci; in btc_apply_voltage_delta_rules() 1323 if ((*vddci - *vddc) > rdev->pm.dpm.dyn_state.vddc_vddci_delta) { in btc_apply_voltage_delta_rules() 1325 (*vddci - rdev->pm.dpm.dyn_state.vddc_vddci_delta)); in btc_apply_voltage_delta_rules() 1799 if (state->low.vddci != ulv_pl->vddci) in btc_is_state_ulv_compatible() 2100 u16 vddc, vddci; in btc_apply_state_adjust_rules() local 2120 if (ps->high.vddci > max_limits->vddci) in btc_apply_state_adjust_rules() [all …]
|
D | ni_dpm.c | 792 u16 vddci; in ni_apply_state_adjust_rules() local 814 if (ps->performance_levels[i].vddci > max_limits->vddci) in ni_apply_state_adjust_rules() 815 ps->performance_levels[i].vddci = max_limits->vddci; in ni_apply_state_adjust_rules() 825 ps->performance_levels[0].vddci = in ni_apply_state_adjust_rules() 826 ps->performance_levels[ps->performance_level_count - 1].vddci; in ni_apply_state_adjust_rules() 843 vddci = ps->performance_levels[0].vddci; in ni_apply_state_adjust_rules() 847 if (vddci < ps->performance_levels[i].vddci) in ni_apply_state_adjust_rules() 848 vddci = ps->performance_levels[i].vddci; in ni_apply_state_adjust_rules() 852 ps->performance_levels[i].vddci = vddci; in ni_apply_state_adjust_rules() 858 if (ps->performance_levels[i].vddci < ps->performance_levels[i - 1].vddci) in ni_apply_state_adjust_rules() [all …]
|
D | si_dpm.c | 2954 u16 vddc, vddci, min_vce_voltage = 0; in si_apply_state_adjust_rules() local 3023 if (ps->performance_levels[i].vddci > max_limits->vddci) in si_apply_state_adjust_rules() 3024 ps->performance_levels[i].vddci = max_limits->vddci; in si_apply_state_adjust_rules() 3063 vddci = ps->performance_levels[ps->performance_level_count - 1].vddci; in si_apply_state_adjust_rules() 3066 vddci = ps->performance_levels[0].vddci; in si_apply_state_adjust_rules() 3088 ps->performance_levels[0].vddci = vddci; in si_apply_state_adjust_rules() 3117 ps->performance_levels[i].vddci = vddci; in si_apply_state_adjust_rules() 3123 if (ps->performance_levels[i].vddci < ps->performance_levels[i - 1].vddci) in si_apply_state_adjust_rules() 3124 ps->performance_levels[i].vddci = ps->performance_levels[i - 1].vddci; in si_apply_state_adjust_rules() 3140 max_limits->vddci, &ps->performance_levels[i].vddci); in si_apply_state_adjust_rules() [all …]
|
D | btc_dpm.h | 56 u16 *vddc, u16 *vddci);
|
D | rv770_dpm.c | 2205 pl->vddci = le16_to_cpu(clock_info->evergreen.usVDDCI); in rv7xx_parse_pplib_clock_info() 2229 eg_pi->acpi_vddci = pl->vddci; in rv7xx_parse_pplib_clock_info() 2251 u16 vddc, vddci, mvdd; in rv7xx_parse_pplib_clock_info() local 2252 radeon_atombios_get_default_voltages(rdev, &vddc, &vddci, &mvdd); in rv7xx_parse_pplib_clock_info() 2256 pl->vddci = vddci; in rv7xx_parse_pplib_clock_info() 2264 rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac.vddci = pl->vddci; in rv7xx_parse_pplib_clock_info() 2446 pl->sclk, pl->mclk, pl->vddc, pl->vddci); in rv770_dpm_print_power_state() 2449 pl->sclk, pl->mclk, pl->vddc, pl->vddci); in rv770_dpm_print_power_state() 2452 pl->sclk, pl->mclk, pl->vddc, pl->vddci); in rv770_dpm_print_power_state() 2489 current_index, pl->sclk, pl->mclk, pl->vddc, pl->vddci); in rv770_dpm_debugfs_print_current_performance_level()
|
D | rv770_smc.h | 112 RV770_SMC_VOLTAGE_VALUE vddci; member
|
D | nislands_smc.h | 112 NISLANDS_SMC_VOLTAGE_VALUE vddci; member
|
D | radeon_atombios.c | 2371 u16 *vddc, u16 *vddci, u16 *mvdd) in radeon_atombios_get_default_voltages() argument 2380 *vddci = 0; in radeon_atombios_get_default_voltages() 2390 *vddci = le16_to_cpu(firmware_info->info_22.usBootUpVDDCIVoltage); in radeon_atombios_get_default_voltages() 2403 u16 vddc, vddci, mvdd; in radeon_atombios_parse_pplib_non_clock_info() local 2405 radeon_atombios_get_default_voltages(rdev, &vddc, &vddci, &mvdd); in radeon_atombios_parse_pplib_non_clock_info() 2446 rdev->pm.default_vddci = rdev->pm.power_state[state_index].clock_info[0].voltage.vddci; in radeon_atombios_parse_pplib_non_clock_info() 2464 rdev->pm.power_state[state_index].clock_info[j].voltage.vddci = in radeon_atombios_parse_pplib_non_clock_info() 2508 rdev->pm.power_state[state_index].clock_info[mode_index].voltage.vddci = in radeon_atombios_parse_pplib_clock_info() 2521 rdev->pm.power_state[state_index].clock_info[mode_index].voltage.vddci = in radeon_atombios_parse_pplib_clock_info() 3214 u16 *vddc, u16 *vddci, in radeon_atom_get_leakage_vddc_based_on_leakage_params() argument [all …]
|
D | rv770_dpm.h | 146 u16 vddci; /* eg+ only */ member
|
D | sislands_smc.h | 157 SISLANDS_SMC_VOLTAGE_VALUE vddci; member
|
/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
D | polaris10_smumgr.c | 358 uint16_t vddci; in polaris10_get_dependency_volt_by_clk() local 375 else if (dep_table->entries[i].vddci) in polaris10_get_dependency_volt_by_clk() 376 *voltage |= (dep_table->entries[i].vddci * in polaris10_get_dependency_volt_by_clk() 379 vddci = phm_find_closest_vddci(&(data->vddci_voltage_table), in polaris10_get_dependency_volt_by_clk() 382 *voltage |= (vddci * VOLTAGE_SCALE) << VDDCI_SHIFT; in polaris10_get_dependency_volt_by_clk() 403 else if (dep_table->entries[i-1].vddci) { in polaris10_get_dependency_volt_by_clk() 404 *voltage |= (dep_table->entries[i - 1].vddci * VOLTAGE_SCALE) << VDDC_SHIFT; in polaris10_get_dependency_volt_by_clk() 406 vddci = phm_find_closest_vddci(&(data->vddci_voltage_table), in polaris10_get_dependency_volt_by_clk() 409 *voltage |= (vddci * VOLTAGE_SCALE) << VDDCI_SHIFT; in polaris10_get_dependency_volt_by_clk() 1376 uint32_t vddci; in polaris10_populate_smc_vce_level() local [all …]
|
D | vegam_smumgr.c | 606 uint16_t vddci; in vegam_get_dependency_volt_by_clk() local 623 else if (dep_table->entries[i].vddci) in vegam_get_dependency_volt_by_clk() 624 *voltage |= (dep_table->entries[i].vddci * in vegam_get_dependency_volt_by_clk() 627 vddci = phm_find_closest_vddci(&(data->vddci_voltage_table), in vegam_get_dependency_volt_by_clk() 630 *voltage |= (vddci * VOLTAGE_SCALE) << VDDCI_SHIFT; in vegam_get_dependency_volt_by_clk() 651 else if (dep_table->entries[i - 1].vddci) in vegam_get_dependency_volt_by_clk() 652 *voltage |= (dep_table->entries[i - 1].vddci * in vegam_get_dependency_volt_by_clk() 655 vddci = phm_find_closest_vddci(&(data->vddci_voltage_table), in vegam_get_dependency_volt_by_clk() 659 *voltage |= (vddci * VOLTAGE_SCALE) << VDDCI_SHIFT; in vegam_get_dependency_volt_by_clk() 1206 uint32_t vddci; in vegam_populate_smc_vce_level() local [all …]
|
D | fiji_smumgr.c | 357 uint16_t vddci; in fiji_get_dependency_volt_by_clk() local 374 else if (dep_table->entries[i].vddci) in fiji_get_dependency_volt_by_clk() 375 *voltage |= (dep_table->entries[i].vddci * in fiji_get_dependency_volt_by_clk() 378 vddci = phm_find_closest_vddci(&(data->vddci_voltage_table), in fiji_get_dependency_volt_by_clk() 381 *voltage |= (vddci * VOLTAGE_SCALE) << VDDCI_SHIFT; in fiji_get_dependency_volt_by_clk() 402 else if (dep_table->entries[i-1].vddci) { in fiji_get_dependency_volt_by_clk() 403 vddci = phm_find_closest_vddci(&(data->vddci_voltage_table), in fiji_get_dependency_volt_by_clk() 406 *voltage |= (vddci * VOLTAGE_SCALE) << VDDCI_SHIFT; in fiji_get_dependency_volt_by_clk()
|
/drivers/gpu/drm/amd/pm/powerplay/ |
D | si_dpm.c | 3296 u16 *vddc, u16 *vddci) in btc_apply_voltage_delta_rules() argument 3301 if ((0 == *vddc) || (0 == *vddci)) in btc_apply_voltage_delta_rules() 3304 if (*vddc > *vddci) { in btc_apply_voltage_delta_rules() 3305 if ((*vddc - *vddci) > adev->pm.dpm.dyn_state.vddc_vddci_delta) { in btc_apply_voltage_delta_rules() 3308 *vddci = (new_voltage < max_vddci) ? new_voltage : max_vddci; in btc_apply_voltage_delta_rules() 3311 if ((*vddci - *vddc) > adev->pm.dpm.dyn_state.vddc_vddci_delta) { in btc_apply_voltage_delta_rules() 3313 (*vddci - adev->pm.dpm.dyn_state.vddc_vddci_delta)); in btc_apply_voltage_delta_rules() 3415 u16 vddc, vddci, min_vce_voltage = 0; in si_apply_state_adjust_rules() local 3481 if (ps->performance_levels[i].vddci > max_limits->vddci) in si_apply_state_adjust_rules() 3482 ps->performance_levels[i].vddci = max_limits->vddci; in si_apply_state_adjust_rules() [all …]
|
D | si_dpm.h | 443 RV770_SMC_VOLTAGE_VALUE vddci; member 602 u16 vddci; /* eg+ only */ member 763 NISLANDS_SMC_VOLTAGE_VALUE vddci; member
|
D | sislands_smc.h | 157 SISLANDS_SMC_VOLTAGE_VALUE vddci; member
|
/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
D | smu_helper.c | 293 vol_table->entries[i].value = dep_table->entries[i].vddci; in phm_get_svi2_vddci_voltage_table() 430 uint16_t phm_find_closest_vddci(struct pp_atomctrl_voltage_table *vddci_table, uint16_t vddci) in phm_find_closest_vddci() argument 435 if (vddci_table->entries[i].value >= vddci) in phm_find_closest_vddci() 714 dep_table->entries[i].vddci = allowed_dep_table->entries[i].vddci; in smu_get_voltage_dependency_table_ppt_v1()
|
D | hwmgr_ppt.h | 39 uint16_t vddci; member
|
D | smu7_hwmgr.c | 2430 table_info->max_clock_voltage_on_ac.vddci = in smu7_set_private_data_based_on_pptable_v1() 2431 allowed_mclk_vdd_table->entries[allowed_mclk_vdd_table->count - 1].vddci; in smu7_set_private_data_based_on_pptable_v1() 2436 hwmgr->dyn_state.max_clock_voltage_on_ac.vddci = table_info->max_clock_voltage_on_ac.vddci; in smu7_set_private_data_based_on_pptable_v1() 2701 uint32_t vddc, vddci; in smu7_patch_limits_vddc() local 2709 vddci = tab->vddci; in smu7_patch_limits_vddc() 2710 smu7_patch_ppt_v0_with_vdd_leakage(hwmgr, &vddci, in smu7_patch_limits_vddc() 2712 tab->vddci = vddci; in smu7_patch_limits_vddc() 2829 …hwmgr->dyn_state.max_clock_voltage_on_ac.vddci = hwmgr->dyn_state.vddci_dependency_on_mclk->entrie… in smu7_set_private_data_based_on_pptable_v0() 2846 uint16_t virtual_voltage_id, vddc, vddci, efuse_voltage_id; in smu7_get_elb_voltages() local 2853 if (atomctrl_get_leakage_vddc_base_on_leakage(hwmgr, &vddc, &vddci, in smu7_get_elb_voltages() [all …]
|
D | process_pptables_v1_0.c | 354 limits->vddci = le16_to_cpu(limitable->entries[0].usVddciLimit); in get_hard_limits() 390 mclk_table_record->vddci = le16_to_cpu(mclk_dep_record->usVddci); in get_mclk_voltage_dependency_table() 854 hwmgr->dyn_state.max_clock_voltage_on_dc.vddci = in init_clock_voltage_dependency() 855 pp_table_information->max_clock_voltage_on_dc.vddci; in init_clock_voltage_dependency()
|
D | ppatomctrl.h | 337 uint16_t *vddc, uint16_t *vddci,
|
/drivers/gpu/drm/amd/pm/swsmu/smu12/ |
D | smu_v12_0.c | 346 smu->smu_table.boot_values.vddci = v_3_1->bootup_vddci_mv; in smu_v12_0_get_vbios_bootup_values() 363 smu->smu_table.boot_values.vddci = v_3_3->bootup_vddci_mv; in smu_v12_0_get_vbios_bootup_values()
|
/drivers/gpu/drm/amd/amdgpu/ |
D | amdgpu_atombios.h | 197 u16 *vddc, u16 *vddci, u16 *mvdd);
|
/drivers/gpu/drm/amd/pm/inc/ |
D | amdgpu_smu.h | 274 uint32_t vddci; member 299 uint16_t vddci; member
|
D | hardwaremanager.h | 275 uint32_t vddci; member
|