Home
last modified time | relevance | path

Searched refs:zbc (Results 1 – 25 of 32) sorted by relevance

12

/drivers/gpu/drm/nouveau/nvkm/engine/gr/
Dgp102.c30 gp102_gr_zbc_clear_stencil(struct gf100_gr *gr, int zbc) in gp102_gr_zbc_clear_stencil() argument
33 const int znum = zbc - 1; in gp102_gr_zbc_clear_stencil()
36 if (gr->zbc_stencil[zbc].format) in gp102_gr_zbc_clear_stencil()
37 nvkm_wr32(device, 0x41815c + zoff, gr->zbc_stencil[zbc].ds); in gp102_gr_zbc_clear_stencil()
40 gr->zbc_stencil[zbc].format << ((znum % 4) * 7)); in gp102_gr_zbc_clear_stencil()
48 int zbc = -ENOSPC, i; in gp102_gr_zbc_stencil_get() local
62 zbc = (zbc < 0) ? i : zbc; in gp102_gr_zbc_stencil_get()
66 if (zbc < 0) in gp102_gr_zbc_stencil_get()
67 return zbc; in gp102_gr_zbc_stencil_get()
69 gr->zbc_stencil[zbc].format = format; in gp102_gr_zbc_stencil_get()
[all …]
Dgp100.c33 gp100_gr_zbc_clear_color(struct gf100_gr *gr, int zbc) in gp100_gr_zbc_clear_color() argument
36 const int znum = zbc - 1; in gp100_gr_zbc_clear_color()
39 if (gr->zbc_color[zbc].format) { in gp100_gr_zbc_clear_color()
40 nvkm_wr32(device, 0x418010 + zoff, gr->zbc_color[zbc].ds[0]); in gp100_gr_zbc_clear_color()
41 nvkm_wr32(device, 0x41804c + zoff, gr->zbc_color[zbc].ds[1]); in gp100_gr_zbc_clear_color()
42 nvkm_wr32(device, 0x418088 + zoff, gr->zbc_color[zbc].ds[2]); in gp100_gr_zbc_clear_color()
43 nvkm_wr32(device, 0x4180c4 + zoff, gr->zbc_color[zbc].ds[3]); in gp100_gr_zbc_clear_color()
48 gr->zbc_color[zbc].format << ((znum % 4) * 7)); in gp100_gr_zbc_clear_color()
52 gp100_gr_zbc_clear_depth(struct gf100_gr *gr, int zbc) in gp100_gr_zbc_clear_depth() argument
55 const int znum = zbc - 1; in gp100_gr_zbc_clear_depth()
[all …]
Dgf100.c49 gf100_gr_zbc_clear_color(struct gf100_gr *gr, int zbc) in gf100_gr_zbc_clear_color() argument
52 if (gr->zbc_color[zbc].format) { in gf100_gr_zbc_clear_color()
53 nvkm_wr32(device, 0x405804, gr->zbc_color[zbc].ds[0]); in gf100_gr_zbc_clear_color()
54 nvkm_wr32(device, 0x405808, gr->zbc_color[zbc].ds[1]); in gf100_gr_zbc_clear_color()
55 nvkm_wr32(device, 0x40580c, gr->zbc_color[zbc].ds[2]); in gf100_gr_zbc_clear_color()
56 nvkm_wr32(device, 0x405810, gr->zbc_color[zbc].ds[3]); in gf100_gr_zbc_clear_color()
58 nvkm_wr32(device, 0x405814, gr->zbc_color[zbc].format); in gf100_gr_zbc_clear_color()
59 nvkm_wr32(device, 0x405820, zbc); in gf100_gr_zbc_clear_color()
68 int zbc = -ENOSPC, i; in gf100_gr_zbc_color_get() local
84 zbc = (zbc < 0) ? i : zbc; in gf100_gr_zbc_color_get()
[all …]
Dgf100.h144 void (*clear_color)(struct gf100_gr *, int zbc);
145 void (*clear_depth)(struct gf100_gr *, int zbc);
148 void (*clear_stencil)(struct gf100_gr *, int zbc);
194 const struct gf100_gr_func_zbc *zbc; member
Dgp107.c54 .zbc = &gp102_gr_zbc,
Dgp104.c52 .zbc = &gp102_gr_zbc,
Dgp10b.c64 .zbc = &gp100_gr_zbc,
Dgf104.c137 .zbc = &gf100_gr_zbc,
Dgf110.c109 .zbc = &gf100_gr_zbc,
Dgk110b.c129 .zbc = &gf100_gr_zbc,
Dgf119.c200 .zbc = &gf100_gr_zbc,
Dgf108.c135 .zbc = &gf100_gr_zbc,
Dgk208.c187 .zbc = &gf100_gr_zbc,
Dgf117.c174 .zbc = &gf100_gr_zbc,
Dgv100.c113 .zbc = &gp102_gr_zbc,
Dgk110.c378 .zbc = &gf100_gr_zbc,
Dtu102.c118 .zbc = &gp102_gr_zbc,
/drivers/gpu/drm/nouveau/nvkm/subdev/ltc/
Dgp102.c39 .zbc = 16,
Dgk104.c45 .zbc = 16,
Dgm200.c52 .zbc = 16,
Dgp10b.c53 .zbc = 16,
Dgp100.c64 .zbc = 16,
Dpriv.h19 int zbc; member
Dbase.c141 ltc->zbc_max = min(func->zbc, NVKM_LTC_MAX_ZBC_CNT) - 1; in nvkm_ltc_new_()
Dgm107.c140 .zbc = 16,

12