Home
last modified time | relevance | path

Searched refs:readl_be (Results 1 – 4 of 4) sorted by relevance

/sound/pci/mixart/
Dmixart_core.c41 tailptr = readl_be(MIXART_MEM(mgr, MSG_OUTBOUND_POST_TAIL)); in retrieve_msg_frame()
42 headptr = readl_be(MIXART_MEM(mgr, MSG_OUTBOUND_POST_HEAD)); in retrieve_msg_frame()
52 *msg_frame = readl_be(MIXART_MEM(mgr, tailptr)); in retrieve_msg_frame()
76 …size = readl_be(MIXART_MEM(mgr, msg_frame_address)); /* size of descriptor +… in get_msg()
77 resp->message_id = readl_be(MIXART_MEM(mgr, msg_frame_address + 4)); /* dwMessageID */ in get_msg()
78 resp->uid.object_id = readl_be(MIXART_MEM(mgr, msg_frame_address + 8)); /* uidDest */ in get_msg()
79 resp->uid.desc = readl_be(MIXART_MEM(mgr, msg_frame_address + 12)); /* */ in get_msg()
103 headptr = readl_be(MIXART_MEM(mgr, MSG_OUTBOUND_FREE_HEAD)); in get_msg()
143 tailptr = readl_be(MIXART_MEM(mgr, MSG_INBOUND_FREE_TAIL)); in send_msg()
144 headptr = readl_be(MIXART_MEM(mgr, MSG_INBOUND_FREE_HEAD)); in send_msg()
[all …]
Dmixart_hwdep.c46 read = readl_be( MIXART_MEM( mgr, offset )); in mixart_wait_nice_for_register_value()
344 status_xilinx = readl_be( MIXART_MEM( mgr,MIXART_PSEUDOREG_MXLX_STATUS_OFFSET )); in mixart_dsp_load()
346 status_elf = readl_be( MIXART_MEM( mgr,MIXART_PSEUDOREG_ELF_STATUS_OFFSET )); in mixart_dsp_load()
348 status_daught = readl_be( MIXART_MEM( mgr,MIXART_PSEUDOREG_DXLX_STATUS_OFFSET )); in mixart_dsp_load()
462 …mgr->board_type = (DAUGHTER_TYPE_MASK & readl_be( MIXART_MEM( mgr, MIXART_PSEUDOREG_DBRD_TYPE_OFFS… in mixart_dsp_load()
499 val = readl_be( MIXART_MEM( mgr, MIXART_PSEUDOREG_DXLX_BASE_ADDR_OFFSET )); in mixart_dsp_load()
Dmixart_hwdep.h15 #ifndef readl_be
16 #define readl_be(x) be32_to_cpu((__force __be32)__raw_readl(x)) macro
Dmixart.c1189 ref = readl_be( MIXART_MEM( chip->mgr, MIXART_PSEUDOREG_PERF_SYSTEM_LOAD_OFFSET)); in snd_mixart_proc_read()
1192 …u32 mailbox = 100 * readl_be( MIXART_MEM( chip->mgr, MIXART_PSEUDOREG_PERF_MAILBX_LOAD_OFFSET)) … in snd_mixart_proc_read()
1193 …u32 streaming = 100 * readl_be( MIXART_MEM( chip->mgr, MIXART_PSEUDOREG_PERF_STREAM_LOAD_OFFSET)) … in snd_mixart_proc_read()
1194 …u32 interr = 100 * readl_be( MIXART_MEM( chip->mgr, MIXART_PSEUDOREG_PERF_INTERR_LOAD_OFFSET)) … in snd_mixart_proc_read()