Home
last modified time | relevance | path

Searched refs:CMDR (Results 1 – 11 of 11) sorted by relevance

/drivers/net/wireless/realtek/rtlwifi/rtl8192se/
Dhw.c573 rtl_write_byte(rtlpriv, CMDR, 0); in _rtl92se_macconfig_before_fwdownload()
660 rtl_write_word(rtlpriv, CMDR, 0x07FC); in _rtl92se_macconfig_before_fwdownload()
709 rtl_write_word(rtlpriv, CMDR, 0x37FC); in _rtl92se_macconfig_before_fwdownload()
724 tmpu1b = rtl_read_byte(rtlpriv, CMDR); in _rtl92se_macconfig_before_fwdownload()
725 rtl_write_byte(rtlpriv, CMDR, tmpu1b & (~TXDMA_EN)); in _rtl92se_macconfig_before_fwdownload()
728 rtl_write_byte(rtlpriv, CMDR, tmpu1b | TXDMA_EN); in _rtl92se_macconfig_before_fwdownload()
756 rtl_write_word(rtlpriv, CMDR, (BBRSTN | BB_GLB_RSTN | in _rtl92se_macconfig_after_fwdownload()
994 rtl_write_dword(rtlpriv, CMDR, 0x37FC); in rtl92se_hw_init()
1314 rtl_write_word(rtlpriv, CMDR, 0x57FC); in _rtl92s_phy_set_rfhalt()
1316 rtl_write_word(rtlpriv, CMDR, 0x77FC); in _rtl92s_phy_set_rfhalt()
[all …]
Dphy.c478 rtl_write_word(rtlpriv, CMDR, 0x57FC); in _rtl92se_phy_set_rf_sleep()
481 rtl_write_word(rtlpriv, CMDR, 0x77FC); in _rtl92se_phy_set_rf_sleep()
485 rtl_write_word(rtlpriv, CMDR, 0x37FC); in _rtl92se_phy_set_rf_sleep()
488 rtl_write_word(rtlpriv, CMDR, 0x77FC); in _rtl92se_phy_set_rf_sleep()
491 rtl_write_word(rtlpriv, CMDR, 0x57FC); in _rtl92se_phy_set_rf_sleep()
535 rtl_write_word(rtlpriv, CMDR, 0x37FC); in rtl92s_phy_set_rf_power_state()
Dreg.h33 #define CMDR 0x0040 macro
/drivers/staging/rtl8192u/
Dr8192U_hw.h74 CMDR = 0x037, // Command register enumerator
Dr8192U_core.c625 read_nic_byte(dev, CMDR, &cmd); in rtl8192_rtx_disable()
626 write_nic_byte(dev, CMDR, cmd & ~(CR_TE | CR_RE)); in rtl8192_rtx_disable()
2528 write_nic_byte(dev, CMDR, CR_RE | CR_TE); in rtl8192_adapter_start()
/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_hw.h122 CMDR = 0x037, enumerator
Dr8192E_dev.c673 rtl92e_writeb(dev, CMDR, CR_RE | CR_TE); in rtl92e_start_adapter()
1930 rtl92e_writeb(dev, CMDR, u1bTmp); in rtl92e_stop_adapter()
/drivers/net/wireless/admtek/
Dadm8211.h50 __le32 CMDR; /* 0x88 CSR18 */ member
Dadm8211.c1130 reg = ADM8211_CSR_READ(CMDR); in adm8211_hw_init()
1133 ADM8211_CSR_WRITE(CMDR, reg); in adm8211_hw_init()
/drivers/i3c/master/
Di3c-master-cdns.c130 #define CMDR 0x38 macro
579 cmdr = readl(master->regs + CMDR); in cdns_i3c_master_end_xfer_locked()
/drivers/char/pcmcia/
Dsynclink_cs.c250 #define CMDR 0x20 macro
699 write_reg(info, (unsigned char) (channel + CMDR), cmd); in issue_command()