Home
last modified time | relevance | path

Searched refs:DC_LOG_DEBUG (Results 1 – 18 of 18) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_hubp.c262 DC_LOG_DEBUG("DML Validation | Running Validation"); in hubp21_validate_dml_output()
291 …DC_LOG_DEBUG("DML Validation | HUBPRET_CONTROL:DET_BUF_PLANE1_BASE_ADDRESS - Expected: %u Actual:… in hubp21_validate_dml_output()
294 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:DRQ_EXPANSION_MODE - Expected: %u Actual: %u\n", in hubp21_validate_dml_output()
297 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:MRQ_EXPANSION_MODE - Expected: %u Actual: %u\n", in hubp21_validate_dml_output()
300 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:DET_BUF_PLANE1_BASE_ADDRESS - Expected: %u Actu… in hubp21_validate_dml_output()
303 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:CRQ_EXPANSION_MODE - Expected: %u Actual: %u\n", in hubp21_validate_dml_output()
307 DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:CHUNK_SIZE - Expected: %u Actual: %u\n", in hubp21_validate_dml_output()
310 …DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:MIN_CHUNK_SIZE - Expected: %u Actual: %u\… in hubp21_validate_dml_output()
313 …DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:META_CHUNK_SIZE - Expected: %u Actual: %u… in hubp21_validate_dml_output()
316 …DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:MIN_META_CHUNK_SIZE - Expected: %u Actual… in hubp21_validate_dml_output()
[all …]
/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_hubp.c1345 DC_LOG_DEBUG("DML Validation | Running Validation"); in hubp2_validate_dml_output()
1375 …DC_LOG_DEBUG("DML Validation | HUBPRET_CONTROL:DET_BUF_PLANE1_BASE_ADDRESS - Expected: %u Actual:… in hubp2_validate_dml_output()
1378 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:DRQ_EXPANSION_MODE - Expected: %u Actual: %u\n", in hubp2_validate_dml_output()
1381 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:MRQ_EXPANSION_MODE - Expected: %u Actual: %u\n", in hubp2_validate_dml_output()
1384 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:DET_BUF_PLANE1_BASE_ADDRESS - Expected: %u Actu… in hubp2_validate_dml_output()
1387 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:CRQ_EXPANSION_MODE - Expected: %u Actual: %u\n", in hubp2_validate_dml_output()
1391 DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:CHUNK_SIZE - Expected: %u Actual: %u\n", in hubp2_validate_dml_output()
1394 …DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:MIN_CHUNK_SIZE - Expected: %u Actual: %u\… in hubp2_validate_dml_output()
1397 …DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:META_CHUNK_SIZE - Expected: %u Actual: %u… in hubp2_validate_dml_output()
1400 …DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:MIN_META_CHUNK_SIZE - Expected: %u Actual… in hubp2_validate_dml_output()
[all …]
Ddcn20_hwseq.c1111 DC_LOG_DEBUG( in dcn20_power_on_plane_resources()
2442 DC_LOG_DEBUG("Reset back end for pipe %d, tg:%d\n", in dcn20_reset_back_end_for_pipe()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
Ddcn301_smu.c135 DC_LOG_DEBUG("%s %x\n", __func__, smu_version); in dcn301_smu_get_smu_version()
145 DC_LOG_DEBUG("%s(%d)\n", __func__, requested_dispclk_khz); in dcn301_smu_set_dispclk()
160 DC_LOG_DEBUG("%s %d\n", __func__, clk_mgr->base.dprefclk_khz / 1000); in dcn301_smu_set_dprefclk()
176 DC_LOG_DEBUG("%s(%d)\n", __func__, requested_dcfclk_khz); in dcn301_smu_set_hard_min_dcfclk()
194 DC_LOG_DEBUG("%s(%d)\n", __func__, requested_min_ds_dcfclk_khz); in dcn301_smu_set_min_deep_sleep_dcfclk()
208 DC_LOG_DEBUG("%s(%d)\n", __func__, requested_dpp_khz); in dcn301_smu_set_dppclk()
222 DC_LOG_DEBUG("%s(%x)\n", __func__, idle_info); in dcn301_smu_set_display_idle_optimization()
239 DC_LOG_DEBUG("%s(%d)\n", __func__, enable); in dcn301_smu_enable_phy_refclk_pwrdwn()
257 DC_LOG_DEBUG("%s(%x)\n", __func__, addr_high); in dcn301_smu_set_dram_addr_high()
265 DC_LOG_DEBUG("%s(%x)\n", __func__, addr_low); in dcn301_smu_set_dram_addr_low()
/drivers/gpu/drm/amd/display/dc/dcn31/
Ddcn31_dio_link_encoder.c464 DC_LOG_DEBUG("%s: enc_id(%d)\n", __func__, enc->preferred_engine); in dcn31_link_encoder_enable_dp_output()
496 DC_LOG_DEBUG("%s: DPIA(%d) - enc_id(%d)\n", __func__, dpia_control.dpia_id, dpia_control.enc_id); in dcn31_link_encoder_enable_dp_output()
511 DC_LOG_DEBUG("%s: enc_id(%d)\n", __func__, enc->preferred_engine); in dcn31_link_encoder_enable_dp_mst_output()
543 DC_LOG_DEBUG("%s: DPIA(%d) - enc_id(%d)\n", __func__, dpia_control.dpia_id, dpia_control.enc_id); in dcn31_link_encoder_enable_dp_mst_output()
557 DC_LOG_DEBUG("%s: enc_id(%d)\n", __func__, enc->preferred_engine); in dcn31_link_encoder_disable_output()
589 DC_LOG_DEBUG("%s: DPIA(%d) - enc_id(%d)\n", __func__, dpia_control.dpia_id, dpia_control.enc_id); in dcn31_link_encoder_disable_output()
Ddcn31_hwseq.c580 DC_LOG_DEBUG("Reset back end for pipe %d, tg:%d\n", in dcn31_reset_back_end_for_pipe()
Ddcn31_hubbub.c106 DC_LOG_DEBUG("Set DET%d to %d segments\n", hubp_inst, det_size_segments); in dcn31_program_det_size()
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_stream_encoder.c516 DC_LOG_DEBUG("HDMI source set to 24BPP deep color depth\n"); in enc1_stream_encoder_hdmi_set_stream_attribute()
523 DC_LOG_DEBUG("HDMI source 30BPP deep color depth" \ in enc1_stream_encoder_hdmi_set_stream_attribute()
529 DC_LOG_DEBUG("HDMI source 30BPP deep color depth" \ in enc1_stream_encoder_hdmi_set_stream_attribute()
538 DC_LOG_DEBUG("HDMI source 36BPP deep color depth" \ in enc1_stream_encoder_hdmi_set_stream_attribute()
544 DC_LOG_DEBUG("HDMI source 36BPP deep color depth" \ in enc1_stream_encoder_hdmi_set_stream_attribute()
552 DC_LOG_DEBUG("HDMI source deep color depth enabled in" \ in enc1_stream_encoder_hdmi_set_stream_attribute()
Ddcn10_hw_sequencer.c750 DC_LOG_DEBUG( in power_on_plane_resources()
1069 DC_LOG_DEBUG("Reset back end for pipe %d, tg:%d\n", in dcn10_reset_back_end_for_pipe()
1247 DC_LOG_DEBUG( in dcn10_plane_atomic_power_down()
/drivers/gpu/drm/amd/display/dc/core/
Ddc_link_enc_cfg.c395 DC_LOG_DEBUG("%s: CUR %s(%d) - enc_id(%d)\n", in link_enc_cfg_link_encs_assign()
406 DC_LOG_DEBUG("%s: NEW %s(%d) - enc_id(%d)\n", in link_enc_cfg_link_encs_assign()
738 DC_LOG_DEBUG("%s: current_state(%p) mode(%d)\n", __func__, current_state, LINK_ENC_CFG_TRANSIENT); in link_enc_cfg_set_transient_mode()
Ddc_link_dpia.c88 DC_LOG_DEBUG("%s: link(%d) dpia(%d) cmd_status(%d) result(%d)\n", in dc_link_dpia_query_hpd_status()
Ddc_link.c2477 DC_LOG_DEBUG("Set retimer failed"); in write_i2c_retimer_setting()
2600 DC_LOG_DEBUG("Set default retimer failed"); in write_i2c_default_retimer_setting()
2629 DC_LOG_DEBUG("Set redriver failed"); in write_i2c_redriver_setting()
4087 DC_LOG_DEBUG("Unknown encoding format\n"); in deallocate_mst_payload()
Ddc.c4926 DC_LOG_DEBUG("%s: hpd_int_enable(%d)\n", __func__, hpd_int_enable); in dc_process_dmub_dpia_hpd_int_enable()
/drivers/gpu/drm/amd/display/include/
Dlogger_types.h35 #define DC_LOG_DEBUG(...) DRM_DEBUG_KMS(__VA_ARGS__) macro
/drivers/gpu/drm/amd/display/dc/
Ddc_dmub_srv.c174 DC_LOG_DEBUG("No reply for DMUB command: status=%d\n", status); in dc_dmub_srv_cmd_with_reply_data()
816 DC_LOG_DEBUG( in dc_dmub_srv_log_diagnostic_data()
/drivers/gpu/drm/amd/display/amdgpu_dm/
Damdgpu_dm_helpers.c1153 DC_LOG_DEBUG("%s: original bpc %d pix encoding %d, changing to %d %d\n", in dm_helpers_dp_handle_test_pattern_request()
Damdgpu_dm.c6035 DC_LOG_DEBUG("%s: overriding timing for automated test, bpc %d, changing to %d\n", in create_stream_for_sink()
/drivers/gpu/drm/amd/display/dc/dcn301/
Ddcn301_resource.c1605 DC_LOG_DEBUG("%s: fusing pipe %d\n", __func__, i); in dcn301_resource_construct()