Home
last modified time | relevance | path

Searched refs:DPLL_ID_SKL_DPLL0 (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/i915/gvt/
Ddisplay.c379 DPLL_CTRL1_OVERRIDE(DPLL_ID_SKL_DPLL0); in emulate_monitor_status_change()
381 DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1620, DPLL_ID_SKL_DPLL0); in emulate_monitor_status_change()
384 vgpu_vreg_t(vgpu, DPLL_STATUS) = DPLL_LOCK(DPLL_ID_SKL_DPLL0); in emulate_monitor_status_change()
402 DPLL_CTRL2_DDI_CLK_SEL(DPLL_ID_SKL_DPLL0, PORT_B); in emulate_monitor_status_change()
428 DPLL_CTRL2_DDI_CLK_SEL(DPLL_ID_SKL_DPLL0, PORT_C); in emulate_monitor_status_change()
454 DPLL_CTRL2_DDI_CLK_SEL(DPLL_ID_SKL_DPLL0, PORT_D); in emulate_monitor_status_change()
Dhandlers.c596 enum intel_dpll_id dpll_id = DPLL_ID_SKL_DPLL0; in skl_vgpu_get_dp_bitrate()
/drivers/gpu/drm/i915/display/
Dintel_dpll_mgr.h98 DPLL_ID_SKL_DPLL0 = 0, enumerator
Dintel_dpll_mgr.c1834 BIT(DPLL_ID_SKL_DPLL0)); in skl_get_dpll()
1897 { "DPLL 0", &skl_ddi_dpll0_funcs, DPLL_ID_SKL_DPLL0, INTEL_DPLL_ALWAYS_ON },
2376 { "PORT PLL A", &bxt_ddi_pll_funcs, DPLL_ID_SKL_DPLL0, 0 },
Dintel_ddi.c1778 id = DPLL_ID_SKL_DPLL0; in bxt_ddi_get_pll()