Home
last modified time | relevance | path

Searched refs:DPP_TOP0_DPP_CRC_VAL_B_A (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dce/
Ddce_hwseq.h248 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
312 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
359 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
383 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
416 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
468 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
525 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
638 uint32_t DPP_TOP0_DPP_CRC_VAL_B_A; member
/drivers/gpu/drm/amd/display/dc/dcn316/
Ddcn316_resource.c698 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
/drivers/gpu/drm/amd/display/dc/dcn314/
Ddcn314_resource.c722 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
/drivers/gpu/drm/amd/display/dc/dcn315/
Ddcn315_resource.c701 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
/drivers/gpu/drm/amd/display/dc/dcn321/
Ddcn321_resource.c549 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_hw_sequencer.c133 if (REG(DPP_TOP0_DPP_CRC_VAL_B_A)) in log_mpc_crc()
135 REG_READ(DPP_TOP0_DPP_CRC_VAL_B_A), REG_READ(DPP_TOP0_DPP_CRC_VAL_R_G)); in log_mpc_crc()
/drivers/gpu/drm/amd/display/dc/dcn31/
Ddcn31_resource.c701 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
/drivers/gpu/drm/amd/display/dc/dcn32/
Ddcn32_resource.c551 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \