Home
last modified time | relevance | path

Searched refs:DP_MSA_MISC (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dce/
Ddce_stream_encoder.c333 if (REG(DP_MSA_MISC)) in dce110_stream_encoder_dp_set_stream_attribute()
334 misc1 = REG_READ(DP_MSA_MISC); in dce110_stream_encoder_dp_set_stream_attribute()
447 if (REG(DP_MSA_MISC)) in dce110_stream_encoder_dp_set_stream_attribute()
448 REG_WRITE(DP_MSA_MISC, misc1); /* MSA_MISC1 */ in dce110_stream_encoder_dp_set_stream_attribute()
Ddce_stream_encoder.h107 SRI(DP_MSA_MISC, DP, id), \
686 uint32_t DP_MSA_MISC; member
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_stream_encoder.h75 SRI(DP_MSA_MISC, DP, id), \
169 uint32_t DP_MSA_MISC; member
Ddcn10_stream_encoder.c307 misc1 = REG_READ(DP_MSA_MISC); in enc1_stream_encoder_dp_set_stream_attribute()
414 REG_WRITE(DP_MSA_MISC, misc1); /* MSA_MISC1 */ in enc1_stream_encoder_dp_set_stream_attribute()
/drivers/gpu/drm/amd/display/dc/dcn32/
Ddcn32_dio_stream_encoder.h63 SRI(DP_MSA_MISC, DP, id), \
Ddcn32_resource.h257 SRI_ARR(DP_DB_CNTL, DP, id), SRI_ARR(DP_MSA_MISC, DP, id), \
/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_dio_stream_encoder.h77 SRI(DP_MSA_MISC, DP, id), \
/drivers/gpu/drm/amd/display/dc/dcn314/
Ddcn314_dio_stream_encoder.h78 SRI(DP_MSA_MISC, DP, id), \