Home
last modified time | relevance | path

Searched refs:DP_SET_POWER_D0 (Results 1 – 20 of 20) sorted by relevance

/drivers/gpu/drm/i915/gvt/
Ddisplay.h67 #define DP_SET_POWER_D0 0x1 macro
/drivers/gpu/drm/mediatek/
Dmtk_dp.c1951 drm_dp_dpcd_writeb(&mtk_dp->aux, DP_SET_POWER, DP_SET_POWER_D0); in mtk_dp_bdg_detect()
1996 drm_dp_dpcd_writeb(&mtk_dp->aux, DP_SET_POWER, DP_SET_POWER_D0); in mtk_dp_get_edid()
2196 drm_dp_dpcd_writeb(&mtk_dp->aux, DP_SET_POWER, DP_SET_POWER_D0); in mtk_dp_bridge_atomic_enable()
/drivers/gpu/drm/amd/amdgpu/
Datombios_dp.c546 amdgpu_atombios_dp_set_rx_power_state(dp_info->connector, DP_SET_POWER_D0); in amdgpu_atombios_dp_link_train_init()
/drivers/gpu/drm/bridge/analogix/
Danalogix-anx6345.c160 dpcd[0] |= DP_SET_POWER_D0; in anx6345_dp_link_training()
Danalogix-anx78xx.c672 dpcd[0] |= DP_SET_POWER_D0; in anx78xx_dp_link_training()
Danalogix_dp_core.c1028 ret = drm_dp_dpcd_writeb(&dp->aux, DP_SET_POWER, DP_SET_POWER_D0); in analogix_dp_disable_psr()
Danx7625.c936 data = DP_SET_POWER_D0; in anx7625_dp_start()
/drivers/gpu/drm/tegra/
Ddp.c279 value |= DP_SET_POWER_D0; in drm_dp_link_power_up()
/drivers/gpu/drm/radeon/
Datombios_dp.c607 radeon_dp_set_rx_power_state(dp_info->connector, DP_SET_POWER_D0); in radeon_dp_link_train_init()
/drivers/gpu/drm/bridge/
Dite-it6505.c771 if (mode == DP_SET_POWER_D0) { in it6505_drm_dp_link_set_power()
2637 DP_SET_POWER_D0); in it6505_detect()
2962 DP_SET_POWER_D0); in it6505_bridge_atomic_enable()
/drivers/gpu/drm/msm/dp/
Ddp_link.c63 value |= DP_SET_POWER_D0; in dp_aux_link_power_up()
/drivers/gpu/drm/i915/display/
Dintel_dp_mst.c503 intel_dp_set_power(intel_dp, DP_SET_POWER_D0); in intel_mst_pre_enable_dp()
Dintel_psr.c418 drm_dp_dpcd_writeb(&intel_dp->aux, DP_SET_POWER, DP_SET_POWER_D0); in intel_psr_enable_sink()
2203 drm_dp_dpcd_writeb(&intel_dp->aux, DP_SET_POWER, DP_SET_POWER_D0); in intel_psr_handle_irq()
Dg4x_dp.c669 intel_dp_set_power(intel_dp, DP_SET_POWER_D0); in intel_enable_dp()
Dintel_ddi.c2376 intel_dp_set_power(intel_dp, DP_SET_POWER_D0); in tgl_ddi_pre_enable_dp()
2456 intel_dp_set_power(intel_dp, DP_SET_POWER_D0); in hsw_ddi_pre_enable_dp()
Dintel_dp.c2246 if (mode != DP_SET_POWER_D0) { in intel_dp_set_power()
2278 mode == DP_SET_POWER_D0 ? "D0" : "D3"); in intel_dp_set_power()
/drivers/gpu/drm/xlnx/
Dzynqmp_dp.c1418 DP_SET_POWER_D0); in zynqmp_dp_encoder_enable()
/drivers/gpu/drm/gma500/
Dcdv_intel_dp.c1127 DP_SET_POWER_D0); in cdv_intel_dp_sink_dpms()
/drivers/gpu/drm/amd/display/dc/core/
Ddc_link_dp.c3225 if (irq_reg_rx_power_state != DP_SET_POWER_D0) in hpd_rx_irq_check_link_loss_status()
5180 dpcd_data = DP_SET_POWER_D0; in wa_try_to_wake_dprx()
5263 dpcd_power_state = DP_SET_POWER_D0; in retrieve_link_cap()
/drivers/gpu/drm/bridge/cadence/
Dcdns-mhdp8546-core.c552 value |= DP_SET_POWER_D0; in cdns_mhdp_link_power_up()