Home
last modified time | relevance | path

Searched refs:HDMI_AVI_INFO_CONT (Results 1 – 11 of 11) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dce/
Ddce_stream_encoder.c731 if (enc110->se_mask->HDMI_AVI_INFO_CONT && in dce110_stream_encoder_update_hdmi_info_packets()
754 HDMI_AVI_INFO_CONT, 1); in dce110_stream_encoder_update_hdmi_info_packets()
762 HDMI_AVI_INFO_CONT, 0); in dce110_stream_encoder_update_hdmi_info_packets()
766 if (enc110->se_mask->HDMI_AVI_INFO_CONT && in dce110_stream_encoder_update_hdmi_info_packets()
Ddce_stream_encoder.h153 SE_SF(HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_CONT, mask_sh),\
321 SE_SF(DIG0_HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_CONT, mask_sh),\
423 uint8_t HDMI_AVI_INFO_CONT; member
555 uint32_t HDMI_AVI_INFO_CONT; member
/drivers/gpu/drm/radeon/
Devergreen_hdmi.c417 HDMI_AVI_INFO_CONT | /* required for audio info values to be updated */ in evergreen_hdmi_enable()
425 HDMI_AVI_INFO_CONT); /* required for audio info values to be updated */ in evergreen_hdmi_enable()
Drv770d.h709 # define HDMI_AVI_INFO_CONT (1 << 1) macro
Devergreend.h559 # define HDMI_AVI_INFO_CONT (1 << 1) macro
/drivers/gpu/drm/amd/amdgpu/
Ddce_v6_0.c1590 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_CONT, 1); in dce_v6_0_audio_hdmi_enable()
1605 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_CONT, 0); in dce_v6_0_audio_hdmi_enable()
Ddce_v10_0.c1729 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_CONT, 1); in dce_v10_0_afmt_setmode()
Ddce_v11_0.c1771 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_CONT, 1); in dce_v11_0_afmt_setmode()
/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_11_0_enum.h2108 typedef enum HDMI_AVI_INFO_CONT { enum
2111 } HDMI_AVI_INFO_CONT; typedef
Ddce_11_2_enum.h2571 typedef enum HDMI_AVI_INFO_CONT { enum
2574 } HDMI_AVI_INFO_CONT; typedef
/drivers/gpu/drm/amd/include/
Dvega10_enum.h4001 typedef enum HDMI_AVI_INFO_CONT { enum
4004 } HDMI_AVI_INFO_CONT; typedef