Home
last modified time | relevance | path

Searched refs:PCI_DEV_REG1 (Results 1 – 4 of 4) sorted by relevance

/drivers/net/ethernet/marvell/
Dsky2.c700 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1); in sky2_phy_power_up()
706 sky2_pci_write32(hw, PCI_DEV_REG1, reg1); in sky2_phy_power_up()
708 sky2_pci_read32(hw, PCI_DEV_REG1); in sky2_phy_power_up()
765 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1); in sky2_phy_power_down()
767 sky2_pci_write32(hw, PCI_DEV_REG1, reg1); in sky2_phy_power_down()
868 u32 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1); in sky2_wol_init()
870 sky2_pci_write32(hw, PCI_DEV_REG1, reg1); in sky2_wol_init()
Dskge.h10 #define PCI_DEV_REG1 0x40 macro
Dsky2.h12 PCI_DEV_REG1 = 0x40, enumerator
Dskge.c3629 pci_read_config_dword(hw->pdev, PCI_DEV_REG1, &reg); in skge_reset()
3631 pci_write_config_dword(hw->pdev, PCI_DEV_REG1, reg); in skge_reset()