Home
last modified time | relevance | path

Searched refs:TPM_STS_VALID (Results 1 – 6 of 6) sorted by relevance

/drivers/char/tpm/
Dtpm_i2c_nuvoton.c76 #define TPM_STS_VALID 0x80 macro
223 TPM_STS_DATA_AVAIL | TPM_STS_VALID, in i2c_nuvoton_wait_for_data_avail()
224 TPM_STS_DATA_AVAIL | TPM_STS_VALID, in i2c_nuvoton_wait_for_data_avail()
331 chip, TPM_STS_VALID | TPM_STS_DATA_AVAIL, in i2c_nuvoton_recv()
332 TPM_STS_VALID, chip->timeout_c, in i2c_nuvoton_recv()
394 TPM_STS_VALID | in i2c_nuvoton_send()
396 TPM_STS_VALID | in i2c_nuvoton_send()
421 TPM_STS_VALID | TPM_STS_EXPECT, in i2c_nuvoton_send()
422 TPM_STS_VALID, in i2c_nuvoton_send()
470 .req_complete_mask = TPM_STS_DATA_AVAIL | TPM_STS_VALID,
[all …]
Dtpm_tis_core.c66 sts_mask |= TPM_STS_VALID; in wait_for_tpm_stat()
311 TPM_STS_DATA_AVAIL | TPM_STS_VALID, in recv_data()
372 if (wait_for_tpm_stat(chip, TPM_STS_VALID, chip->timeout_c, in tpm_tis_recv()
434 if (wait_for_tpm_stat(chip, TPM_STS_VALID, chip->timeout_c, in tpm_tis_send_data()
451 if (wait_for_tpm_stat(chip, TPM_STS_VALID, chip->timeout_c, in tpm_tis_send_data()
529 (chip, TPM_STS_DATA_AVAIL | TPM_STS_VALID, dur, in tpm_tis_send_main()
748 return ((status == TPM_STS_VALID) || in tpm_tis_req_canceled()
749 (status == (TPM_STS_VALID | TPM_STS_COMMAND_READY))); in tpm_tis_req_canceled()
751 return (status == (TPM_STS_VALID | TPM_STS_COMMAND_READY)); in tpm_tis_req_canceled()
992 .req_complete_mask = TPM_STS_DATA_AVAIL | TPM_STS_VALID,
[all …]
Dtpm_i2c_infineon.c295 TPM_STS_VALID = 0x80, enumerator
500 wait_for_stat(chip, TPM_STS_VALID, chip->timeout_c, &status); in tpm_tis_i2c_recv()
565 wait_for_stat(chip, TPM_STS_VALID, in tpm_tis_i2c_send()
576 wait_for_stat(chip, TPM_STS_VALID, chip->timeout_c, &status); in tpm_tis_i2c_send()
607 .req_complete_mask = TPM_STS_DATA_AVAIL | TPM_STS_VALID,
608 .req_complete_val = TPM_STS_DATA_AVAIL | TPM_STS_VALID,
Dtpm_tis_i2c_cr50.c455 u8 mask = TPM_STS_VALID | TPM_STS_DATA_AVAIL; in tpm_cr50_i2c_tis_recv()
510 rc = tpm_cr50_i2c_get_burst_and_status(chip, TPM_STS_VALID, &burstcnt, &status); in tpm_cr50_i2c_tis_recv()
565 u8 mask = TPM_STS_VALID; in tpm_cr50_i2c_tis_send()
592 rc = tpm_cr50_i2c_get_burst_and_status(chip, TPM_STS_VALID, &burstcnt, &status); in tpm_cr50_i2c_tis_send()
651 .req_complete_mask = TPM_STS_DATA_AVAIL | TPM_STS_VALID,
652 .req_complete_val = TPM_STS_DATA_AVAIL | TPM_STS_VALID,
Dtpm_tis_core.h32 TPM_STS_VALID = 0x80, enumerator
/drivers/char/tpm/st33zp24/
Dst33zp24.c41 TPM_STS_VALID = 0x80, enumerator
269 TPM_STS_DATA_AVAIL | TPM_STS_VALID, in recv_data()
366 ret = wait_for_stat(chip, TPM_STS_DATA_AVAIL | TPM_STS_VALID, in st33zp24_send()
430 .req_complete_mask = TPM_STS_DATA_AVAIL | TPM_STS_VALID,
431 .req_complete_val = TPM_STS_DATA_AVAIL | TPM_STS_VALID,
546 TPM_STS_VALID, chip->timeout_b, in st33zp24_pm_resume()