Home
last modified time | relevance | path

Searched refs:UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK (Results 1 – 17 of 17) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h442 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK macro
Duvd_4_2_sh_mask.h223 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK 0x3c macro
Duvd_3_1_sh_mask.h223 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK 0x3c macro
Duvd_4_0_sh_mask.h32 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK 0x0000003cL macro
Duvd_5_0_sh_mask.h245 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK 0x3c macro
Duvd_6_0_sh_mask.h247 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK 0x3c macro
/drivers/gpu/drm/amd/amdgpu/
Duvd_v3_1.c214 tmp &= ~(UVD_CGC_CTRL__CLK_OFF_DELAY_MASK | UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK); in uvd_v3_1_set_dcm()
Duvd_v4_2.c638 tmp &= ~(UVD_CGC_CTRL__CLK_OFF_DELAY_MASK | UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK); in uvd_v4_2_set_dcm()
Duvd_v5_0.c684 UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK); in uvd_v5_0_set_sw_clock_gating()
Duvd_v6_0.c1341 UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK); in uvd_v6_0_set_sw_clock_gating()
Duvd_v7_0.c1618 UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK);
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h935 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK macro
Dvcn_2_5_sh_mask.h2003 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK macro
Dvcn_2_0_0_sh_mask.h1954 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK macro
Dvcn_2_6_0_sh_mask.h3674 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK macro
Dvcn_3_0_0_sh_mask.h2733 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK macro
Dvcn_4_0_0_sh_mask.h111 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK macro