Home
last modified time | relevance | path

Searched refs:UVD_CGC_CTRL__LMI_MC_MODE_MASK (Results 1 – 20 of 20) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h454 #define UVD_CGC_CTRL__LMI_MC_MODE_MASK macro
Duvd_4_2_sh_mask.h247 #define UVD_CGC_CTRL__LMI_MC_MODE_MASK 0x200000 macro
Duvd_3_1_sh_mask.h247 #define UVD_CGC_CTRL__LMI_MC_MODE_MASK 0x200000 macro
Duvd_4_0_sh_mask.h42 #define UVD_CGC_CTRL__LMI_MC_MODE_MASK 0x00200000L macro
Duvd_5_0_sh_mask.h269 #define UVD_CGC_CTRL__LMI_MC_MODE_MASK 0x200000 macro
Duvd_6_0_sh_mask.h271 #define UVD_CGC_CTRL__LMI_MC_MODE_MASK 0x200000 macro
/drivers/gpu/drm/amd/amdgpu/
Dvcn_v4_0.c688 | UVD_CGC_CTRL__LMI_MC_MODE_MASK in vcn_v4_0_disable_clock_gating()
773 UVD_CGC_CTRL__LMI_MC_MODE_MASK | in vcn_v4_0_disable_clock_gating_dpg_mode()
831 | UVD_CGC_CTRL__LMI_MC_MODE_MASK in vcn_v4_0_enable_clock_gating()
Dvcn_v2_0.c538 | UVD_CGC_CTRL__LMI_MC_MODE_MASK in vcn_v2_0_disable_clock_gating()
614 UVD_CGC_CTRL__LMI_MC_MODE_MASK | in vcn_v2_0_clock_gating_dpg_mode()
675 | UVD_CGC_CTRL__LMI_MC_MODE_MASK in vcn_v2_0_enable_clock_gating()
Dvcn_v1_0.c513 | UVD_CGC_CTRL__LMI_MC_MODE_MASK in vcn_v1_0_disable_clock_gating()
613 | UVD_CGC_CTRL__LMI_MC_MODE_MASK in vcn_v1_0_enable_clock_gating()
671 UVD_CGC_CTRL__LMI_MC_MODE_MASK | in vcn_v1_0_clock_gating_dpg_mode()
Dvcn_v2_5.c608 | UVD_CGC_CTRL__LMI_MC_MODE_MASK in vcn_v2_5_disable_clock_gating()
685 UVD_CGC_CTRL__LMI_MC_MODE_MASK | in vcn_v2_5_clock_gating_dpg_mode()
747 | UVD_CGC_CTRL__LMI_MC_MODE_MASK in vcn_v2_5_enable_clock_gating()
Duvd_v5_0.c701 UVD_CGC_CTRL__LMI_MC_MODE_MASK | in uvd_v5_0_set_sw_clock_gating()
Dvcn_v3_0.c746 | UVD_CGC_CTRL__LMI_MC_MODE_MASK in vcn_v3_0_disable_clock_gating()
845 UVD_CGC_CTRL__LMI_MC_MODE_MASK | in vcn_v3_0_clock_gating_dpg_mode()
904 | UVD_CGC_CTRL__LMI_MC_MODE_MASK in vcn_v3_0_enable_clock_gating()
Duvd_v6_0.c1358 UVD_CGC_CTRL__LMI_MC_MODE_MASK | in uvd_v6_0_set_sw_clock_gating()
Duvd_v7_0.c1640 UVD_CGC_CTRL__LMI_MC_MODE_MASK |
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h947 #define UVD_CGC_CTRL__LMI_MC_MODE_MASK macro
Dvcn_2_5_sh_mask.h2015 #define UVD_CGC_CTRL__LMI_MC_MODE_MASK macro
Dvcn_2_0_0_sh_mask.h1966 #define UVD_CGC_CTRL__LMI_MC_MODE_MASK macro
Dvcn_2_6_0_sh_mask.h3686 #define UVD_CGC_CTRL__LMI_MC_MODE_MASK macro
Dvcn_3_0_0_sh_mask.h2745 #define UVD_CGC_CTRL__LMI_MC_MODE_MASK macro
Dvcn_4_0_0_sh_mask.h123 #define UVD_CGC_CTRL__LMI_MC_MODE_MASK macro