Home
last modified time | relevance | path

Searched refs:UVD_CGC_GATE__LMI_UMC_MASK (Results 1 – 18 of 18) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h403 #define UVD_CGC_GATE__LMI_UMC_MASK … macro
Duvd_4_2_sh_mask.h135 #define UVD_CGC_GATE__LMI_UMC_MASK 0x40 macro
Duvd_3_1_sh_mask.h135 #define UVD_CGC_GATE__LMI_UMC_MASK 0x40 macro
Duvd_4_0_sh_mask.h84 #define UVD_CGC_GATE__LMI_UMC_MASK 0x00000040L macro
Duvd_5_0_sh_mask.h147 #define UVD_CGC_GATE__LMI_UMC_MASK 0x40 macro
Duvd_6_0_sh_mask.h149 #define UVD_CGC_GATE__LMI_UMC_MASK 0x40 macro
/drivers/gpu/drm/amd/amdgpu/
Duvd_v6_0.c680 UVD_CGC_GATE__LMI_UMC_MASK |
1304 UVD_CGC_GATE__LMI_UMC_MASK | in uvd_v6_0_enable_clock_gating()
Dvcn_v4_0.c659 | UVD_CGC_GATE__LMI_UMC_MASK in vcn_v4_0_disable_clock_gating()
Dvcn_v2_0.c511 | UVD_CGC_GATE__LMI_UMC_MASK in vcn_v2_0_disable_clock_gating()
Dvcn_v1_0.c486 | UVD_CGC_GATE__LMI_UMC_MASK in vcn_v1_0_disable_clock_gating()
Dvcn_v2_5.c578 | UVD_CGC_GATE__LMI_UMC_MASK in vcn_v2_5_disable_clock_gating()
Dvcn_v3_0.c716 | UVD_CGC_GATE__LMI_UMC_MASK in vcn_v3_0_disable_clock_gating()
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h831 #define UVD_CGC_GATE__LMI_UMC_MASK … macro
Dvcn_2_5_sh_mask.h1901 #define UVD_CGC_GATE__LMI_UMC_MASK … macro
Dvcn_2_0_0_sh_mask.h1850 #define UVD_CGC_GATE__LMI_UMC_MASK … macro
Dvcn_2_6_0_sh_mask.h3572 #define UVD_CGC_GATE__LMI_UMC_MASK … macro
Dvcn_3_0_0_sh_mask.h2631 #define UVD_CGC_GATE__LMI_UMC_MASK … macro
Dvcn_4_0_0_sh_mask.h66 #define UVD_CGC_GATE__LMI_UMC_MASK … macro