Home
last modified time | relevance | path

Searched refs:UVD_CGC_GATE__LMI_UMC__SHIFT (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h383 #define UVD_CGC_GATE__LMI_UMC__SHIFT … macro
Duvd_4_2_sh_mask.h136 #define UVD_CGC_GATE__LMI_UMC__SHIFT 0x6 macro
Duvd_3_1_sh_mask.h136 #define UVD_CGC_GATE__LMI_UMC__SHIFT 0x6 macro
Duvd_4_0_sh_mask.h85 #define UVD_CGC_GATE__LMI_UMC__SHIFT 0x00000006 macro
Duvd_5_0_sh_mask.h148 #define UVD_CGC_GATE__LMI_UMC__SHIFT 0x6 macro
Duvd_6_0_sh_mask.h150 #define UVD_CGC_GATE__LMI_UMC__SHIFT 0x6 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h811 #define UVD_CGC_GATE__LMI_UMC__SHIFT … macro
Dvcn_2_5_sh_mask.h1881 #define UVD_CGC_GATE__LMI_UMC__SHIFT … macro
Dvcn_2_0_0_sh_mask.h1829 #define UVD_CGC_GATE__LMI_UMC__SHIFT … macro
Dvcn_2_6_0_sh_mask.h3552 #define UVD_CGC_GATE__LMI_UMC__SHIFT … macro
Dvcn_3_0_0_sh_mask.h2611 #define UVD_CGC_GATE__LMI_UMC__SHIFT … macro
Dvcn_4_0_0_sh_mask.h40 #define UVD_CGC_GATE__LMI_UMC__SHIFT … macro