Home
last modified time | relevance | path

Searched refs:UVD_CGC_STATUS__UDEC_SCLK_MASK (Results 1 – 11 of 11) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_4_2_sh_mask.h169 #define UVD_CGC_STATUS__UDEC_SCLK_MASK 0x8 macro
Duvd_3_1_sh_mask.h169 #define UVD_CGC_STATUS__UDEC_SCLK_MASK 0x8 macro
Duvd_4_0_sh_mask.h198 #define UVD_CGC_STATUS__UDEC_SCLK_MASK 0x00000008L macro
Duvd_5_0_sh_mask.h185 #define UVD_CGC_STATUS__UDEC_SCLK_MASK 0x8 macro
Duvd_6_0_sh_mask.h187 #define UVD_CGC_STATUS__UDEC_SCLK_MASK 0x8 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h881 #define UVD_CGC_STATUS__UDEC_SCLK_MASK macro
Dvcn_2_5_sh_mask.h1950 #define UVD_CGC_STATUS__UDEC_SCLK_MASK macro
Dvcn_2_0_0_sh_mask.h1900 #define UVD_CGC_STATUS__UDEC_SCLK_MASK macro
Dvcn_2_6_0_sh_mask.h3621 #define UVD_CGC_STATUS__UDEC_SCLK_MASK macro
Dvcn_3_0_0_sh_mask.h2680 #define UVD_CGC_STATUS__UDEC_SCLK_MASK macro
Dvcn_4_0_0_sh_mask.h3844 #define UVD_CGC_STATUS__UDEC_SCLK_MASK macro