Home
last modified time | relevance | path

Searched refs:UVD_CGC_UDEC_STATUS__DB_SCLK__SHIFT (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_4_2_sh_mask.h286 #define UVD_CGC_UDEC_STATUS__DB_SCLK__SHIFT 0x9 macro
Duvd_3_1_sh_mask.h286 #define UVD_CGC_UDEC_STATUS__DB_SCLK__SHIFT 0x9 macro
Duvd_4_0_sh_mask.h217 #define UVD_CGC_UDEC_STATUS__DB_SCLK__SHIFT 0x00000009 macro
Duvd_5_0_sh_mask.h310 #define UVD_CGC_UDEC_STATUS__DB_SCLK__SHIFT 0x9 macro
Duvd_6_0_sh_mask.h312 #define UVD_CGC_UDEC_STATUS__DB_SCLK__SHIFT 0x9 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_sh_mask.h2035 #define UVD_CGC_UDEC_STATUS__DB_SCLK__SHIFT macro
Dvcn_2_0_0_sh_mask.h1987 #define UVD_CGC_UDEC_STATUS__DB_SCLK__SHIFT macro
Dvcn_2_6_0_sh_mask.h3706 #define UVD_CGC_UDEC_STATUS__DB_SCLK__SHIFT macro
Dvcn_3_0_0_sh_mask.h2765 #define UVD_CGC_UDEC_STATUS__DB_SCLK__SHIFT macro
Dvcn_4_0_0_sh_mask.h3883 #define UVD_CGC_UDEC_STATUS__DB_SCLK__SHIFT macro