Home
last modified time | relevance | path

Searched refs:UVD_CGC_UDEC_STATUS__IT_DCLK_MASK (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_4_2_sh_mask.h281 #define UVD_CGC_UDEC_STATUS__IT_DCLK_MASK 0x80 macro
Duvd_3_1_sh_mask.h281 #define UVD_CGC_UDEC_STATUS__IT_DCLK_MASK 0x80 macro
Duvd_4_0_sh_mask.h220 #define UVD_CGC_UDEC_STATUS__IT_DCLK_MASK 0x00000080L macro
Duvd_5_0_sh_mask.h305 #define UVD_CGC_UDEC_STATUS__IT_DCLK_MASK 0x80 macro
Duvd_6_0_sh_mask.h307 #define UVD_CGC_UDEC_STATUS__IT_DCLK_MASK 0x80 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_sh_mask.h2048 #define UVD_CGC_UDEC_STATUS__IT_DCLK_MASK … macro
Dvcn_2_0_0_sh_mask.h2000 #define UVD_CGC_UDEC_STATUS__IT_DCLK_MASK … macro
Dvcn_2_6_0_sh_mask.h3719 #define UVD_CGC_UDEC_STATUS__IT_DCLK_MASK … macro
Dvcn_3_0_0_sh_mask.h2778 #define UVD_CGC_UDEC_STATUS__IT_DCLK_MASK … macro
Dvcn_4_0_0_sh_mask.h3896 #define UVD_CGC_UDEC_STATUS__IT_DCLK_MASK … macro