Home
last modified time | relevance | path

Searched refs:UVD_LMI_CTRL2__VCPU_NC0_EXT_EN__SHIFT (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_4_2_sh_mask.h316 #define UVD_LMI_CTRL2__VCPU_NC0_EXT_EN__SHIFT 0xd macro
Duvd_3_1_sh_mask.h316 #define UVD_LMI_CTRL2__VCPU_NC0_EXT_EN__SHIFT 0xd macro
Duvd_4_0_sh_mask.h315 #define UVD_LMI_CTRL2__VCPU_NC0_EXT_EN__SHIFT 0x0000000d macro
Duvd_5_0_sh_mask.h348 #define UVD_LMI_CTRL2__VCPU_NC0_EXT_EN__SHIFT 0xd macro
Duvd_6_0_sh_mask.h350 #define UVD_LMI_CTRL2__VCPU_NC0_EXT_EN__SHIFT 0xd macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_sh_mask.h3296 #define UVD_LMI_CTRL2__VCPU_NC0_EXT_EN__SHIFT … macro
Dvcn_2_0_0_sh_mask.h2058 #define UVD_LMI_CTRL2__VCPU_NC0_EXT_EN__SHIFT … macro
Dvcn_2_6_0_sh_mask.h885 #define UVD_LMI_CTRL2__VCPU_NC0_EXT_EN__SHIFT … macro
Dvcn_3_0_0_sh_mask.h4608 #define UVD_LMI_CTRL2__VCPU_NC0_EXT_EN__SHIFT … macro
Dvcn_4_0_0_sh_mask.h4761 #define UVD_LMI_CTRL2__VCPU_NC0_EXT_EN__SHIFT … macro