Home
last modified time | relevance | path

Searched refs:UVD_LMI_CTRL__CRC_RESET_MASK (Results 1 – 17 of 17) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h525 #define UVD_LMI_CTRL__CRC_RESET_MASK … macro
Duvd_4_2_sh_mask.h361 #define UVD_LMI_CTRL__CRC_RESET_MASK 0x4000 macro
Duvd_3_1_sh_mask.h357 #define UVD_LMI_CTRL__CRC_RESET_MASK 0x4000 macro
Duvd_4_0_sh_mask.h322 #define UVD_LMI_CTRL__CRC_RESET_MASK 0x00004000L macro
Duvd_5_0_sh_mask.h393 #define UVD_LMI_CTRL__CRC_RESET_MASK 0x4000 macro
Duvd_6_0_sh_mask.h395 #define UVD_LMI_CTRL__CRC_RESET_MASK 0x4000 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h1047 #define UVD_LMI_CTRL__CRC_RESET_MASK … macro
Dvcn_2_5_sh_mask.h3369 #define UVD_LMI_CTRL__CRC_RESET_MASK … macro
Dvcn_2_0_0_sh_mask.h2418 #define UVD_LMI_CTRL__CRC_RESET_MASK … macro
Dvcn_2_6_0_sh_mask.h961 #define UVD_LMI_CTRL__CRC_RESET_MASK … macro
Dvcn_3_0_0_sh_mask.h4684 #define UVD_LMI_CTRL__CRC_RESET_MASK … macro
Dvcn_4_0_0_sh_mask.h4837 #define UVD_LMI_CTRL__CRC_RESET_MASK … macro
/drivers/gpu/drm/amd/amdgpu/
Dvcn_v1_0.c997 UVD_LMI_CTRL__CRC_RESET_MASK | in vcn_v1_0_start_dpg_mode()
1052 UVD_LMI_CTRL__CRC_RESET_MASK | in vcn_v1_0_start_dpg_mode()
Dvcn_v4_0.c902 UVD_LMI_CTRL__CRC_RESET_MASK | in vcn_v4_0_start_dpg_mode()
Dvcn_v2_0.c826 UVD_LMI_CTRL__CRC_RESET_MASK | in vcn_v2_0_start_dpg_mode()
Dvcn_v2_5.c808 UVD_LMI_CTRL__CRC_RESET_MASK | in vcn_v2_5_start_dpg_mode()
Dvcn_v3_0.c974 UVD_LMI_CTRL__CRC_RESET_MASK | in vcn_v3_0_start_dpg_mode()