Home
last modified time | relevance | path

Searched refs:UVD_LMI_STATUS__UMC_UVD_IDLE__SHIFT (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_4_2_sh_mask.h402 #define UVD_LMI_STATUS__UMC_UVD_IDLE__SHIFT 0xa macro
Duvd_3_1_sh_mask.h398 #define UVD_LMI_STATUS__UMC_UVD_IDLE__SHIFT 0xa macro
Duvd_4_0_sh_mask.h375 #define UVD_LMI_STATUS__UMC_UVD_IDLE__SHIFT 0x0000000a macro
Duvd_5_0_sh_mask.h434 #define UVD_LMI_STATUS__UMC_UVD_IDLE__SHIFT 0xa macro
Duvd_6_0_sh_mask.h436 #define UVD_LMI_STATUS__UMC_UVD_IDLE__SHIFT 0xa macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_sh_mask.h3390 #define UVD_LMI_STATUS__UMC_UVD_IDLE__SHIFT macro
Dvcn_2_0_0_sh_mask.h2439 #define UVD_LMI_STATUS__UMC_UVD_IDLE__SHIFT macro
Dvcn_2_6_0_sh_mask.h985 #define UVD_LMI_STATUS__UMC_UVD_IDLE__SHIFT macro
Dvcn_3_0_0_sh_mask.h4708 #define UVD_LMI_STATUS__UMC_UVD_IDLE__SHIFT macro
Dvcn_4_0_0_sh_mask.h4861 #define UVD_LMI_STATUS__UMC_UVD_IDLE__SHIFT macro