Home
last modified time | relevance | path

Searched refs:UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK (Results 1 – 11 of 11) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h595 #define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK … macro
Duvd_4_2_sh_mask.h467 #define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK 0x30000000 macro
Duvd_3_1_sh_mask.h463 #define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK 0x30000000 macro
Duvd_4_0_sh_mask.h544 #define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK 0x30000000L macro
Duvd_5_0_sh_mask.h499 #define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK 0x30000000 macro
Duvd_6_0_sh_mask.h501 #define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK 0x30000000 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_sh_mask.h2809 #define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK … macro
Dvcn_2_0_0_sh_mask.h2574 #define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK … macro
Dvcn_2_6_0_sh_mask.h2796 #define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK … macro
Dvcn_3_0_0_sh_mask.h3875 #define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK … macro
Dvcn_4_0_0_sh_mask.h4125 #define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK … macro