Home
last modified time | relevance | path

Searched refs:UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK (Results 1 – 11 of 11) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h585 #define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK macro
Duvd_4_2_sh_mask.h447 #define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK 0x300 macro
Duvd_3_1_sh_mask.h443 #define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK 0x300 macro
Duvd_4_0_sh_mask.h554 #define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK 0x00000300L macro
Duvd_5_0_sh_mask.h479 #define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK 0x300 macro
Duvd_6_0_sh_mask.h481 #define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK 0x300 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_sh_mask.h2799 #define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK macro
Dvcn_2_0_0_sh_mask.h2564 #define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK macro
Dvcn_2_6_0_sh_mask.h2786 #define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK macro
Dvcn_3_0_0_sh_mask.h3865 #define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK macro
Dvcn_4_0_0_sh_mask.h4115 #define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK macro