Home
last modified time | relevance | path

Searched refs:UVD_VCPU_INT_STATUS__NJ_PF_INT__SHIFT (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_6_0_sh_mask.h3957 #define UVD_VCPU_INT_STATUS__NJ_PF_INT__SHIFT … macro
Dvcn_3_0_0_sh_mask.h3056 #define UVD_VCPU_INT_STATUS__NJ_PF_INT__SHIFT … macro
Dvcn_4_0_0_sh_mask.h2992 #define UVD_VCPU_INT_STATUS__NJ_PF_INT__SHIFT … macro