Home
last modified time | relevance | path

Searched refs:VCE_UENC_REG_CLOCK_GATING (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/radeon/
Dvce_v2_0.c52 tmp = RREG32(VCE_UENC_REG_CLOCK_GATING); in vce_v2_0_set_sw_cg()
54 WREG32(VCE_UENC_REG_CLOCK_GATING, tmp); in vce_v2_0_set_sw_cg()
68 tmp = RREG32(VCE_UENC_REG_CLOCK_GATING); in vce_v2_0_set_sw_cg()
70 WREG32(VCE_UENC_REG_CLOCK_GATING, tmp); in vce_v2_0_set_sw_cg()
94 orig = tmp = RREG32(VCE_UENC_REG_CLOCK_GATING); in vce_v2_0_set_dyn_cg()
97 WREG32(VCE_UENC_REG_CLOCK_GATING, tmp); in vce_v2_0_set_dyn_cg()
165 WREG32_P(VCE_UENC_REG_CLOCK_GATING, 0x3F, ~0x3F); in vce_v2_0_resume()
Dvce_v1_0.c117 tmp = RREG32(VCE_UENC_REG_CLOCK_GATING); in vce_v1_0_enable_mgcg()
119 WREG32(VCE_UENC_REG_CLOCK_GATING, tmp); in vce_v1_0_enable_mgcg()
130 tmp = RREG32(VCE_UENC_REG_CLOCK_GATING); in vce_v1_0_enable_mgcg()
132 WREG32(VCE_UENC_REG_CLOCK_GATING, tmp); in vce_v1_0_enable_mgcg()
153 tmp = RREG32(VCE_UENC_REG_CLOCK_GATING); in vce_v1_0_init_cg()
155 WREG32(VCE_UENC_REG_CLOCK_GATING, tmp); in vce_v1_0_init_cg()
224 WREG32_P(VCE_UENC_REG_CLOCK_GATING, 0x3F, ~0x3F); in vce_v1_0_resume()
Dsid.h1907 #define VCE_UENC_REG_CLOCK_GATING 0x205c0 macro
Dcikd.h2132 #define VCE_UENC_REG_CLOCK_GATING 0x207c0 macro
/drivers/gpu/drm/amd/amdgpu/
Dsid.h1969 #define VCE_UENC_REG_CLOCK_GATING 0x205c0 macro