Searched refs:VLINE_ACK (Results 1 – 11 of 11) sorted by relevance
/drivers/gpu/drm/amd/amdgpu/ |
D | si_enums.h | 29 #define VLINE_ACK (1 << 4) macro
|
D | sid.h | 809 # define VLINE_ACK (1 << 4) macro
|
D | dce_v6_0.c | 2982 WREG32(mmVLINE_STATUS + crtc_offsets[crtc], VLINE_ACK); in dce_v6_0_crtc_irq()
|
D | dce_v10_0.c | 3233 tmp = REG_SET_FIELD(tmp, LB_VLINE_STATUS, VLINE_ACK, 1); in dce_v10_0_crtc_vline_int_ack()
|
D | dce_v11_0.c | 3356 tmp = REG_SET_FIELD(tmp, LB_VLINE_STATUS, VLINE_ACK, 1); in dce_v11_0_crtc_vline_int_ack()
|
/drivers/gpu/drm/radeon/ |
D | sid.h | 806 # define VLINE_ACK (1 << 4) macro
|
D | cik.c | 7323 WREG32(LB_VLINE_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET, VLINE_ACK); in cik_irq_ack() 7327 WREG32(LB_VLINE_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET, VLINE_ACK); in cik_irq_ack() 7339 WREG32(LB_VLINE_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET, VLINE_ACK); in cik_irq_ack() 7343 WREG32(LB_VLINE_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET, VLINE_ACK); in cik_irq_ack() 7356 WREG32(LB_VLINE_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET, VLINE_ACK); in cik_irq_ack() 7360 WREG32(LB_VLINE_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET, VLINE_ACK); in cik_irq_ack()
|
D | cikd.h | 877 # define VLINE_ACK (1 << 4) macro
|
D | evergreend.h | 1271 # define VLINE_ACK (1 << 4) macro
|
D | evergreen.c | 4642 VLINE_ACK); in evergreen_irq_ack()
|
D | si.c | 6173 VLINE_ACK); in si_irq_ack()
|