Home
last modified time | relevance | path

Searched refs:_mux_width (Results 1 – 4 of 4) sorted by relevance

/drivers/clk/
Dclk-stm32h7.c567 #define M_MCLOCF(_name, _parents, _mux_offset, _mux_shift, _mux_width, _flags)\ argument
574 .width = _mux_width,\
578 #define M_MCLOC(_name, _parents, _mux_offset, _mux_shift, _mux_width)\ argument
579 M_MCLOCF(_name, _parents, _mux_offset, _mux_shift, _mux_width, 0)\
1065 _mux_offset, _mux_shift, _mux_width,\ argument
1070 .mux = &(struct muxdiv_cfg) {_mux_offset, _mux_shift, _mux_width },\
1077 #define KER_CLK(_gate_offset, _bit_idx, _mux_offset, _mux_shift, _mux_width,\ argument
1079 KER_CLKF(_gate_offset, _bit_idx, _mux_offset, _mux_shift, _mux_width,\
1178 #define M_MCO_F(_name, _parents, _mux_offset, _mux_shift, _mux_width,\ argument
1182 .mux = &(struct muxdiv_cfg) {_mux_offset, _mux_shift, _mux_width },\
/drivers/clk/tegra/
Dclk.h707 _mux_shift, _mux_width, _mux_flags, _div_shift, \ argument
711 _mux_shift, BIT(_mux_width) - 1, _mux_flags, \
Dclk-tegra20.c151 _mux_shift, _mux_width, _clk_num, \ argument
154 _mux_shift, _mux_width, 0, 0, 0, 0, 0, \
Dclk-tegra30.c178 _mux_shift, _mux_width, _clk_num, \ argument
181 _mux_shift, _mux_width, 0, 0, 0, 0, 0,\