| /drivers/gpu/drm/amd/display/modules/hdcp/ |
| D | hdcp1_execution.c | 48 return (hdcp->auth.msg.hdcp1.bstatus & DP_BSTATUS_READY) ? in check_ksv_ready()
67 status = (hdcp->auth.msg.hdcp1.bstatus & in check_r0p_available_dp()
80 return (hdcp->auth.msg.hdcp1.bstatus & in check_link_integrity_dp()
89 return (hdcp->auth.msg.hdcp1.bstatus & DP_BSTATUS_REAUTH_REQ) ? in check_no_reauthentication_request_dp()
103 status = DRM_HDCP_MAX_CASCADE_EXCEEDED(hdcp->auth.msg.hdcp1.bstatus >> 8) in check_no_max_cascade()
118 status = DRM_HDCP_MAX_DEVICE_EXCEEDED(hdcp->auth.msg.hdcp1.bstatus) ? in check_no_max_devs()
128 DRM_HDCP_NUM_DOWNSTREAM(hdcp->auth.msg.hdcp1.bstatus); in get_device_count()
|
| D | hdcp_log.c | 62 (uint8_t *)&hdcp->auth.msg.hdcp1.bstatus, in mod_hdcp_log_ddc_trace()
63 sizeof(hdcp->auth.msg.hdcp1.bstatus)); in mod_hdcp_log_ddc_trace()
|
| D | hdcp_ddc.c | 266 (uint8_t *)&hdcp->auth.msg.hdcp1.bstatus, in mod_hdcp_read_bstatus()
270 (uint8_t *)&hdcp->auth.msg.hdcp1.bstatus, in mod_hdcp_read_bstatus()
271 sizeof(hdcp->auth.msg.hdcp1.bstatus)); in mod_hdcp_read_bstatus()
|
| D | hdcp.h | 124 uint16_t bstatus; member
|
| D | hdcp_psp.c | 411 is_dp_hdcp(hdcp) ? hdcp->auth.msg.hdcp1.binfo_dp : hdcp->auth.msg.hdcp1.bstatus; in mod_hdcp_hdcp1_validate_ksvlist_vp()
|
| /drivers/crypto/cavium/cpt/ |
| D | cpt_hw_types.h | 164 u64 bstatus:30; member
166 u64 bstatus:30;
226 u64 bstatus:48; member
228 u64 bstatus:48;
|
| /drivers/gpu/drm/i915/display/ |
| D | intel_dp_hdcp.c | 111 u8 *bstatus) in intel_dp_hdcp_read_bstatus() argument
122 bstatus, DRM_HDCP_BSTATUS_LEN); in intel_dp_hdcp_read_bstatus()
187 u8 bstatus; in intel_dp_hdcp_read_ksv_ready() local
190 &bstatus, 1); in intel_dp_hdcp_read_ksv_ready()
196 *ksv_ready = bstatus & DP_BSTATUS_READY; in intel_dp_hdcp_read_ksv_ready()
261 u8 bstatus; in intel_dp_hdcp_check_link() local
264 &bstatus, 1); in intel_dp_hdcp_check_link()
271 return !(bstatus & (DP_BSTATUS_LINK_FAILURE | DP_BSTATUS_REAUTH_REQ)); in intel_dp_hdcp_check_link()
|
| D | intel_hdcp.c | 406 u8 *ksv_fifo, u8 num_downstream, u8 *bstatus) in intel_hdcp_validate_v_prime() argument
492 bstatus[0] << 8 | bstatus[1]); in intel_hdcp_validate_v_prime()
517 sha_text |= bstatus[0] << 16 | bstatus[1] << 8; in intel_hdcp_validate_v_prime()
545 sha_text |= bstatus[0] << 8 | bstatus[1]; in intel_hdcp_validate_v_prime()
576 sha_text |= bstatus[0]; in intel_hdcp_validate_v_prime()
585 ret = intel_write_sha_text(dev_priv, bstatus[1]); in intel_hdcp_validate_v_prime()
653 u8 bstatus[2], num_downstream, *ksv_fifo; in intel_hdcp_auth_downstream() local
663 ret = shim->read_bstatus(dig_port, bstatus); in intel_hdcp_auth_downstream()
667 if (DRM_HDCP_MAX_DEVICE_EXCEEDED(bstatus[0]) || in intel_hdcp_auth_downstream()
668 DRM_HDCP_MAX_CASCADE_EXCEEDED(bstatus[1])) { in intel_hdcp_auth_downstream()
[all …]
|
| D | intel_display_types.h | 446 u8 *bstatus);
|
| D | intel_hdmi.c | 1369 u8 *bstatus) in intel_hdmi_hdcp_read_bstatus() argument
1375 bstatus, DRM_HDCP_BSTATUS_LEN); in intel_hdmi_hdcp_read_bstatus()
|
| /drivers/crypto/marvell/octeontx/ |
| D | otx_cpt_hw_types.h | 302 u64 bstatus:30; member
304 u64 bstatus:30;
364 u64 bstatus:48; member
366 u64 bstatus:48;
|
| /drivers/gpu/drm/msm/hdmi/ |
| D | hdmi_hdcp.c | 870 u16 bstatus; in msm_hdmi_hdcp_recv_check_bstatus() local
879 *pbstatus = bstatus = (buf[1] << 8) | buf[0]; in msm_hdmi_hdcp_recv_check_bstatus()
882 down_stream_devices = bstatus & 0x7F; in msm_hdmi_hdcp_recv_check_bstatus()
883 repeater_cascade_depth = (bstatus >> 8) & 0x7; in msm_hdmi_hdcp_recv_check_bstatus()
884 max_devs_exceeded = (bstatus & BIT(7)) ? true : false; in msm_hdmi_hdcp_recv_check_bstatus()
885 max_cascade_exceeded = (bstatus & BIT(11)) ? true : false; in msm_hdmi_hdcp_recv_check_bstatus()
937 u16 bstatus; in msm_hdmi_hdcp_auth_part2_wait_ksv_fifo_ready() local
967 rc = msm_hdmi_hdcp_recv_check_bstatus(hdcp_ctrl, &bstatus); in msm_hdmi_hdcp_auth_part2_wait_ksv_fifo_ready()
975 data = bcaps | (bstatus << 8); in msm_hdmi_hdcp_auth_part2_wait_ksv_fifo_ready()
|
| /drivers/crypto/cavium/zip/ |
| D | zip_regs.h | 436 u64 bstatus : 53; member
438 u64 bstatus : 53;
465 u64 bstatus : 9; member
467 u64 bstatus : 9;
|
| /drivers/gpu/drm/bridge/ |
| D | ite-it6505.c | 2047 u8 bstatus = 0; in it6505_hdcp_wait_ksv_list() local
2055 bstatus = it6505_dpcd_read(it6505, DP_AUX_HDCP_BSTATUS); in it6505_hdcp_wait_ksv_list()
2057 if (bstatus & DP_BSTATUS_READY) in it6505_hdcp_wait_ksv_list()
2262 int ret, dpcd_sink_count, dp_irq_vector, bstatus; in it6505_process_hpd_irq() local
2298 bstatus = it6505_dpcd_read(it6505, DP_AUX_HDCP_BSTATUS); in it6505_process_hpd_irq()
2299 if (bstatus < 0) in it6505_process_hpd_irq()
2300 return bstatus; in it6505_process_hpd_irq()
2302 DRM_DEV_DEBUG_DRIVER(dev, "Bstatus = 0x%02x", bstatus); in it6505_process_hpd_irq()
|