Home
last modified time | relevance | path

Searched refs:cfgcr2 (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/i915/display/
Dintel_dpll_mgr.c1226 i915_reg_t ctl, cfgcr1, cfgcr2; member
1240 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL1),
1246 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL2),
1252 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL3),
1282 intel_de_write(dev_priv, regs[id].cfgcr2, pll->state.hw_state.cfgcr2); in skl_ddi_pll_enable()
1284 intel_de_posting_read(dev_priv, regs[id].cfgcr2); in skl_ddi_pll_enable()
1344 hw_state->cfgcr2 = intel_de_read(dev_priv, regs[id].cfgcr2); in skl_ddi_pll_get_hw_state()
1633 p0 = pll_state->cfgcr2 & DPLL_CFGCR2_PDIV_MASK; in skl_ddi_wrpll_get_freq()
1634 p2 = pll_state->cfgcr2 & DPLL_CFGCR2_KDIV_MASK; in skl_ddi_wrpll_get_freq()
1636 if (pll_state->cfgcr2 & DPLL_CFGCR2_QDIV_MODE(1)) in skl_ddi_wrpll_get_freq()
[all …]
Dintel_dpll_mgr.h205 u32 cfgcr1, cfgcr2; member
Dintel_display.c5845 PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr2); in intel_pipe_config_compare()