Home
last modified time | relevance | path

Searched refs:cle (Results 1 – 7 of 7) sorted by relevance

/drivers/net/ethernet/apm/xgene/
Dxgene_enet_cle.c123 static int xgene_cle_dram_wr(struct xgene_enet_cle *cle, u32 *data, u8 nregs, in xgene_cle_dram_wr() argument
127 enum xgene_cle_parser parser = cle->active_parser; in xgene_cle_dram_wr()
128 void __iomem *base = cle->base; in xgene_cle_dram_wr()
134 nparsers = (type >= PTREE_RAM) ? 1 : cle->parsers; in xgene_cle_dram_wr()
156 struct xgene_enet_cle *cle) in xgene_cle_enable_ptree() argument
158 struct xgene_cle_ptree *ptree = &cle->ptree; in xgene_cle_enable_ptree()
159 void __iomem *addr, *base = cle->base; in xgene_cle_enable_ptree()
164 ptree->start_pkt += cle->jump_bytes; in xgene_cle_enable_ptree()
165 for (i = 0; i < cle->parsers; i++) { in xgene_cle_enable_ptree()
166 if (cle->active_parser != PARSER_ALL) in xgene_cle_enable_ptree()
[all …]
Dxgene_enet_main.h213 struct xgene_enet_cle cle; member
Dxgene_enet_main.c1788 pdata->cle.base = base_addr + BLOCK_ETH_CLE_CSR_OFFSET; in xgene_enet_get_resources()
1813 struct xgene_enet_cle *enet_cle = &pdata->cle; in xgene_enet_init_hw()
/drivers/mtd/nand/raw/
Dgpio.c37 struct gpio_desc *cle; member
84 gpiod_set_value(gpiomtd->cle, 1); in gpio_nand_exec_instr()
88 gpiod_set_value(gpiomtd->cle, 0); in gpio_nand_exec_instr()
338 gpiomtd->cle = devm_gpiod_get(dev, "cle", GPIOD_OUT_LOW); in gpio_nand_probe()
339 if (IS_ERR(gpiomtd->cle)) { in gpio_nand_probe()
340 ret = PTR_ERR(gpiomtd->cle); in gpio_nand_probe()
Dorion_nand.c40 offs = (1 << board->cle); in orion_nand_cmd_ctrl()
134 board->cle = (u8)val; in orion_nand_probe()
136 board->cle = 0; in orion_nand_probe()
Dnandsim.c347 int cle; /* command Latch Enable */ member
1873 if (ns->lines.ale || ns->lines.cle) { in ns_nand_read_byte()
1933 if (ns->lines.ale && ns->lines.cle) { in ns_nand_write_byte()
1938 if (ns->lines.cle == 1) { in ns_nand_write_byte()
2118 if (ns->lines.ale || ns->lines.cle) { in ns_nand_read_buf()
2170 ns->lines.cle = 0; in ns_exec_op()
2175 ns->lines.cle = 1; in ns_exec_op()
Drenesas-nand-controller.c896 unsigned int cyc, cle, ale, bef_dly, ca_to_data; in rnandc_setup_interface() local
924 cle = sdr->tCLH_min + sdr->tCLS_min; in rnandc_setup_interface()
936 TIM_GEN_SEQ0_D0(TO_CYCLES64(cle - cyc, period_ns)) | in rnandc_setup_interface()
937 TIM_GEN_SEQ0_D1(TO_CYCLES64(cle - cyc, period_ns)) | in rnandc_setup_interface()
962 TIM_GEN_SEQ2_D10(TO_CYCLES64(cle - cyc, period_ns)) | in rnandc_setup_interface()