Home
last modified time | relevance | path

Searched refs:cmd_desc (Results 1 – 18 of 18) sorted by relevance

/drivers/i3c/master/mipi-i3c-hci/
Dcmd_v2.c104 xfer->cmd_desc[0] = in hci_cmd_v2_prep_private_xfer()
111 xfer->cmd_desc[1] = in hci_cmd_v2_prep_private_xfer()
113 xfer->cmd_desc[2] = 0; in hci_cmd_v2_prep_private_xfer()
114 xfer->cmd_desc[3] = 0; in hci_cmd_v2_prep_private_xfer()
117 xfer->cmd_desc[3] |= CMD_U3_IDB4(data[4]); in hci_cmd_v2_prep_private_xfer()
120 xfer->cmd_desc[2] |= CMD_U2_IDB3(data[3]); in hci_cmd_v2_prep_private_xfer()
123 xfer->cmd_desc[2] |= CMD_U2_IDB2(data[2]); in hci_cmd_v2_prep_private_xfer()
126 xfer->cmd_desc[2] |= CMD_U2_IDB1(data[1]); in hci_cmd_v2_prep_private_xfer()
129 xfer->cmd_desc[2] |= CMD_U2_IDB0(data[0]); in hci_cmd_v2_prep_private_xfer()
137 xfer->cmd_desc[0] = in hci_cmd_v2_prep_private_xfer()
[all …]
Dcmd_v1.c151 xfer->cmd_desc[1] = 0; in fill_data_bytes()
154 xfer->cmd_desc[1] |= CMD_I1_DATA_BYTE_4(data[3]); in fill_data_bytes()
157 xfer->cmd_desc[1] |= CMD_I1_DATA_BYTE_3(data[2]); in fill_data_bytes()
160 xfer->cmd_desc[1] |= CMD_I1_DATA_BYTE_2(data[1]); in fill_data_bytes()
163 xfer->cmd_desc[1] |= CMD_I1_DATA_BYTE_1(data[0]); in fill_data_bytes()
198 xfer->cmd_desc[0] = in hci_cmd_v1_prep_ccc()
208 xfer->cmd_desc[0] = in hci_cmd_v1_prep_ccc()
215 xfer->cmd_desc[1] = in hci_cmd_v1_prep_ccc()
237 xfer->cmd_desc[0] = in hci_cmd_v1_prep_i3c_xfer()
246 xfer->cmd_desc[0] = in hci_cmd_v1_prep_i3c_xfer()
[all …]
Dpio.c229 DBG("cmd_desc[%d] = 0x%08x", 0, xfer->cmd_desc[0]); in hci_pio_write_cmd()
230 DBG("cmd_desc[%d] = 0x%08x", 1, xfer->cmd_desc[1]); in hci_pio_write_cmd()
231 pio_reg_write(COMMAND_QUEUE_PORT, xfer->cmd_desc[0]); in hci_pio_write_cmd()
232 pio_reg_write(COMMAND_QUEUE_PORT, xfer->cmd_desc[1]); in hci_pio_write_cmd()
234 DBG("cmd_desc[%d] = 0x%08x", 2, xfer->cmd_desc[2]); in hci_pio_write_cmd()
235 DBG("cmd_desc[%d] = 0x%08x", 3, xfer->cmd_desc[3]); in hci_pio_write_cmd()
236 pio_reg_write(COMMAND_QUEUE_PORT, xfer->cmd_desc[2]); in hci_pio_write_cmd()
237 pio_reg_write(COMMAND_QUEUE_PORT, xfer->cmd_desc[3]); in hci_pio_write_cmd()
547 if (!(xfer->cmd_desc[0] & CMD_0_ROC)) in hci_pio_queue_resp()
Dcore.c226 xfer[i].cmd_desc[0] |= CMD_0_ROC; in i3c_hci_send_ccc_cmd()
229 xfer[last].cmd_desc[0] |= CMD_0_TOC; in i3c_hci_send_ccc_cmd()
303 xfer[i].cmd_desc[0] |= CMD_0_ROC; in i3c_hci_priv_xfers()
306 xfer[last].cmd_desc[0] |= CMD_0_TOC; in i3c_hci_priv_xfers()
351 xfer[i].cmd_desc[0] |= CMD_0_ROC; in i3c_hci_i2c_xfers()
354 xfer[last].cmd_desc[0] |= CMD_0_TOC; in i3c_hci_i2c_xfers()
Ddma.c373 *ring_data++ = xfer->cmd_desc[0]; in hci_dma_queue_xfer()
374 *ring_data++ = xfer->cmd_desc[1]; in hci_dma_queue_xfer()
376 *ring_data++ = xfer->cmd_desc[2]; in hci_dma_queue_xfer()
377 *ring_data++ = xfer->cmd_desc[3]; in hci_dma_queue_xfer()
Dhci.h74 u32 cmd_desc[4]; member
/drivers/net/ethernet/3com/
Dtyphoon.h317 struct cmd_desc { struct
365 do { struct cmd_desc *_ptr = (x); \ argument
366 memset(_ptr, 0, sizeof(struct cmd_desc)); \
373 do { struct cmd_desc *_ptr = (x); \
374 memset(_ptr, 0, sizeof(struct cmd_desc)); \
Dtyphoon.c81 #define COMMAND_RING_SIZE (COMMAND_ENTRIES * sizeof(struct cmd_desc))
242 struct cmd_desc cmd[COMMAND_ENTRIES] __3xp_aligned;
335 *index += count * sizeof(struct cmd_desc); in typhoon_inc_index()
336 *index %= num_entries * sizeof(struct cmd_desc); in typhoon_inc_index()
457 struct cmd_desc *cmd; in typhoon_hello()
464 cmd = (struct cmd_desc *)(ring->ringBase + ring->lastWrite); in typhoon_hello()
539 lastWrite /= sizeof(struct cmd_desc); in typhoon_num_free()
540 lastRead /= sizeof(struct cmd_desc); in typhoon_num_free()
570 typhoon_issue_command(struct typhoon *tp, int num_cmd, struct cmd_desc *cmd, in typhoon_issue_command()
613 struct cmd_desc *wrap_ptr = cmd; in typhoon_issue_command()
[all …]
/drivers/media/platform/amphion/
Dvpu_dbg.c271 iface->cmd_desc->start, in vpu_dbg_core()
272 iface->cmd_desc->end, in vpu_dbg_core()
273 iface->cmd_desc->wptr, in vpu_dbg_core()
274 iface->cmd_desc->rptr); in vpu_dbg_core()
Dvpu_rpc.c68 desc = shared->cmd_desc; in vpu_rpc_send_cmd_buf()
Dvpu_rpc.h21 struct vpu_rpc_buffer_desc *cmd_desc; member
Dvpu_windsor.c580 shared->cmd_desc = &iface->cmd_buffer_desc; in vpu_windsor_init_rpc()
Dvpu_malone.c371 shared->cmd_desc = &iface->cmd_buffer_desc.buffer; in vpu_malone_init_rpc()
/drivers/net/ethernet/qlogic/netxen/
Dnetxen_nic.h295 #define netxen_set_tx_vlan_tci(cmd_desc, v) \ argument
296 (cmd_desc)->vlan_TCI = cpu_to_le16(v);
298 #define netxen_set_cmd_desc_port(cmd_desc, var) \ argument
299 ((cmd_desc)->port_ctxid |= ((var) & 0x0F))
300 #define netxen_set_cmd_desc_ctxid(cmd_desc, var) \ argument
301 ((cmd_desc)->port_ctxid |= ((var) << 4 & 0xF0))
/drivers/net/wireless/realtek/rtl818x/rtl8180/
Ddev.c214 struct rtl818x_rx_cmd_desc *cmd_desc; in rtl8180_handle_rx() local
331 cmd_desc = entry; in rtl8180_handle_rx()
332 cmd_desc->rx_buf = cpu_to_le32(*((dma_addr_t *)skb->cb)); in rtl8180_handle_rx()
333 cmd_desc->flags = cpu_to_le32(RTL818X_RX_DESC_FLAG_OWN | in rtl8180_handle_rx()
336 cmd_desc->flags |= in rtl8180_handle_rx()
/drivers/net/ethernet/qlogic/qlcnic/
Dqlcnic_io.c31 #define qlcnic_set_tx_vlan_tci(cmd_desc, v) \ argument
32 (cmd_desc)->vlan_TCI = cpu_to_le16(v);
33 #define qlcnic_set_cmd_desc_port(cmd_desc, var) \ argument
34 ((cmd_desc)->port_ctxid |= ((var) & 0x0F))
35 #define qlcnic_set_cmd_desc_ctxid(cmd_desc, var) \ argument
36 ((cmd_desc)->port_ctxid |= ((var) << 4 & 0xF0))
Dqlcnic_hw.c386 struct cmd_desc_type0 *cmd_desc; in qlcnic_send_cmd_descs() local
413 cmd_desc = &cmd_desc_arr[i]; in qlcnic_send_cmd_descs()
420 cmd_desc, sizeof(struct cmd_desc_type0)); in qlcnic_send_cmd_descs()
/drivers/ata/
Dsata_fsl.c433 static unsigned int sata_fsl_fill_sg(struct ata_queued_cmd *qc, void *cmd_desc, in sata_fsl_fill_sg() argument
445 cmd_desc)->prdt; in sata_fsl_fill_sg()