Home
last modified time | relevance | path

Searched refs:cpu_parents (Results 1 – 8 of 8) sorted by relevance

/drivers/clk/loongson1/
Dclk-loongson1b.c36 static const char *const cpu_parents[] = { "cpu_clk_div", "osc_clk", }; variable
65 hw = clk_hw_register_mux(NULL, "cpu_clk", cpu_parents, in ls1x_clk_init()
66 ARRAY_SIZE(cpu_parents), in ls1x_clk_init()
/drivers/clk/zynq/
Dclkc.c221 const char *cpu_parents[4]; in zynq_clk_setup() local
237 cpu_parents[0] = clk_output_name[armpll]; in zynq_clk_setup()
238 cpu_parents[1] = clk_output_name[armpll]; in zynq_clk_setup()
239 cpu_parents[2] = clk_output_name[ddrpll]; in zynq_clk_setup()
240 cpu_parents[3] = clk_output_name[iopll]; in zynq_clk_setup()
277 clk_register_mux(NULL, "cpu_mux", cpu_parents, 4, in zynq_clk_setup()
/drivers/clk/sunxi-ng/
Dccu-suniv-f1c100s.c108 static const char * const cpu_parents[] = { "osc32k", "osc24M", variable
110 static SUNXI_CCU_MUX(cpu_clk, "cpu", cpu_parents,
Dccu-sun8i-v3s.c140 static const char * const cpu_parents[] = { "osc32k", "osc24M", variable
142 static SUNXI_CCU_MUX(cpu_clk, "cpu", cpu_parents,
Dccu-sun5i.c175 static const char * const cpu_parents[] = { "osc32k", "hosc", variable
191 cpu_parents,
Dccu-sun8i-r40.c262 static const char * const cpu_parents[] = { "osc32k", "osc24M", variable
264 static SUNXI_CCU_MUX(cpu_clk, "cpu", cpu_parents,
Dccu-sun4i-a10.c216 static const char *const cpu_parents[] = { "osc32k", "hosc", variable
234 cpu_parents,
/drivers/clk/mediatek/
Dclk-mt2701.c477 static const char * const cpu_parents[] = { variable
485 MUX(CLK_INFRA_CPUSEL, "infra_cpu_sel", cpu_parents, 0x0000, 2, 2),